


Configuration Amplifier DSP Channels DSP Channels to J10 Pins
 FR1 LF, HF 1 2 Ch1 to 2&3, Ch2 to 8&9, Ch3 to 5&6
 FR2 LF, MF, HF 3, 2, 1 Ch3 to 2&3, Ch2 to 5&6, Ch1 to 8&9
 SW1 LF 1 Ch1 to 2&3, Ch2 to 8&9, Ch3 to 5&6

Amplifier to J10 Pins LF to 2&3, MF to 5&6, HF to 8&9

Title		Analog Input/Output	
Size	D	Number	B
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
S:\2007\07 28\1 SCH\MATIC F2 REV (INPUT) MCP-33078		1 of 5	



From DSP

To Connector


High gain (244), BW=1KHz with output offset approx +1V

Signal present LED (Green)


This is a comparator configuration. Monitors the ADC input (CLPADC) and when near saturation (+/- 1.20V pk) outputs a square wave. The threshold is set by the resistor network at the (+) input

Clip LED (Yellow)


Title		Analog Filters	
Size	D	Number	B
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
REVISIONS		DATE	BY
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			



Title		ADC	
Size	Number	Rev	
D		B	
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
Sheet 20 of 21		SCHEMATIC P2 REV (NUP) MCP-5340	
		3 of 5	



Title		CPU	
Size	Number	Rev	
D		B	
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
2007-07-31 08:11 SCHMATIC P2 REV (INPUT MCLK)		4 of 5	



Title		DSP	
Size	Number	Rev	
D		B	
Date	Tue Jul 31, 2007	Drawn by	Home Engineering
Sheet 2 of 5		Schematic P2 REV (INPUT MCP-58) 5 of 5	