



A-1



- NOTES UNLESS OTHERWISE SPECIFIED:
1. RESISTOR VALUES ARE IN OHMS, IN PART. 15K.
 2. U1 THROUGH U11, U13, U15 THROUGH U18 ARE SHOWN FOR CLARITY. ACTUAL COMPONENTS ARE FOR BOARD INSTALLED.
 3. CHARACTER VALUES ARE IN MICROSECONDS. 50V = 50%.
 4. ON J1 AND J2, EQUAL PINS ARE WLD.
 5. ON ALL IN PIN PACKAGES: PIN 7 = GND, PIN 16 = VCC, ON ALL 16 PIN PACKAGES: PIN 8 = GND, PIN 16 = VCC, ON ALL 18 PIN PACKAGES: PIN 9 = GND, PIN 18 = VCC.
 6. ON PACKAGE U18, PIN 16 = GND, PIN 20 = VCC.
 7. SWITCH [] = 1, INDICATES JUMPER (INSTALLED - ONLY).


A-1 BLC 80/10 LOGIC DIAGRAM (Sheet 1 of 4)

A-2



A-2 BLC 80/10 LOGIC DIAGRAM (Sheet 2 of 4)


A-4



A-4 BLC 80/10 LOGIC DIAGRAM (Sheet 4 of 4)

REVISIONS		
APP. NO.	DATE	BY

- NOTES; UNLESS OTHERWISE SPECIFIED:
1. RESISTOR VALUES ARE IN OHMS, 1% TOL., 1/8W.
 2. U3 THROUGH U11, U12, U13 THROUGH U16 ARE SHOWN FOR CLARITY. ACTUAL COMPONENTS ARE CUSTOMER INSTALLED.
 3. CAPACITOR VALUES ARE IN MICROFARADS. 50V + C0 - 20%.
 4. ON J1 AND J2 EVEN PIN'S ARE GND.
 5. ON ALL 14 PIN PACKAGES PIN 7 = GND, PIN 18 = VCC. ON ALL 16 PIN PACKAGES PIN 8 = GND, PIN 16 = VCC. ON ALL 18 PIN PACKAGES PIN 8 = GND, PIN 18 = VCC.
 6. ON PACKAGE U13, PIN 14 = GND, PIN 28 = VCC.
 7. SYMBOLS □, □, □ INDICATES JUMPER (INSTALLED - GND ONLY).




REF. DESIG.	QTY	REF. NUMBER	DESCRIPTION
U1	1	74LS00	NAND
U2	1	74LS02	NAND
U3	1	74LS04	INVERTER
U4	1	74LS08	AND
U5	1	74LS10	AND
U6	1	74LS13	INVERTER
U7	1	74LS14	SCHMITT TRIGGER
U8	1	74LS15	AND
U9	1	74LS16	AND
U10	1	74LS17	AND
U11	1	74LS18	AND
U12	1	74LS19	AND
U13	1	74LS20	AND
U14	1	74LS21	AND
U15	1	74LS22	AND
U16	1	74LS23	AND
U17	1	74LS24	AND
U18	1	74LS25	AND
U19	1	74LS26	AND
U20	1	74LS27	AND
U21	1	74LS28	AND
U22	1	74LS29	AND
U23	1	74LS30	AND
U24	1	74LS31	AND
U25	1	74LS32	AND
U26	1	74LS33	AND
U27	1	74LS34	AND
U28	1	74LS35	AND
U29	1	74LS36	AND
U30	1	74LS37	AND
U31	1	74LS38	AND
U32	1	74LS39	AND
U33	1	74LS40	AND
U34	1	74LS41	AND
U35	1	74LS42	AND
U36	1	74LS43	AND
U37	1	74LS44	AND
U38	1	74LS45	AND
U39	1	74LS46	AND
U40	1	74LS47	AND
U41	1	74LS48	AND
U42	1	74LS49	AND
U43	1	74LS50	AND
U44	1	74LS51	AND
U45	1	74LS52	AND
U46	1	74LS53	AND
U47	1	74LS54	AND
U48	1	74LS55	AND
U49	1	74LS56	AND
U50	1	74LS57	AND
U51	1	74LS58	AND
U52	1	74LS59	AND
U53	1	74LS60	AND
U54	1	74LS61	AND
U55	1	74LS62	AND
U56	1	74LS63	AND
U57	1	74LS64	AND
U58	1	74LS65	AND
U59	1	74LS66	AND
U60	1	74LS67	AND
U61	1	74LS68	AND
U62	1	74LS69	AND
U63	1	74LS70	AND
U64	1	74LS71	AND
U65	1	74LS72	AND
U66	1	74LS73	AND
U67	1	74LS74	AND
U68	1	74LS75	AND
U69	1	74LS76	AND
U70	1	74LS77	AND
U71	1	74LS78	AND
U72	1	74LS79	AND
U73	1	74LS80	AND
U74	1	74LS81	AND
U75	1	74LS82	AND
U76	1	74LS83	AND
U77	1	74LS84	AND
U78	1	74LS85	AND
U79	1	74LS86	AND
U80	1	74LS87	AND
U81	1	74LS88	AND
U82	1	74LS89	AND
U83	1	74LS90	AND
U84	1	74LS91	AND
U85	1	74LS92	AND
U86	1	74LS93	AND
U87	1	74LS94	AND
U88	1	74LS95	AND
U89	1	74LS96	AND
U90	1	74LS97	AND
U91	1	74LS98	AND
U92	1	74LS99	AND
U93	1	74LS100	AND

LOGIC DIAGRAM
 BLC 80111 12 14
 PROCESSOR

0 870305E32 0

REVISIONS			
APPROVED	DATE	DCN NUMBER	REV
[Signature]	1/18/78	PROD REL 687	A
[Signature]	2/14/78	DCN #IMP 3081	B
[Signature]	1/18/78	DCN #IMP 3056	C
[Signature]	12/15/77	DCN #IMP-3082	D
[Signature]	11-26-77	DCN #IMP-3106	D1



1 MARK APPLICABLE DASH NO., REV LEVEL AND S/N .12-.18 HIGH CHARACTERS APPROX. AS SHOWN.

2. LOCATION NO./REF DESIGNATIONS SHOWN FOR REF ONLY

3. FOR LOGIC DIAGRAM SEE DWG NO. 870305532.

4 INSTALL SOCKET (ITEMS 10 & 12) BEFORE INSTALLING J22 & U32.

5 WIRE WRAP PINS ARE STAKED INTO BOARD (93 PLCS) IN LOCATIONS 1-31 AND TP1-7.

6 INSTALL ITEM #64 (#22 GA WIRE) WHERE SHOWN.

7 INSTALL JUMPERS (ITEM) BETWEEN WIRE WRAP PINS AS SHOWN IN APPROPRIATE TABLE BELOW (32 PLCS) INSTALL WHERE INDICATED BY 0.

8 INSTALL PAD (ITEM 63) UNDER Q1 WHERE SHOWN.

JUMPER INSTALLATION -001-004
2K RAM 2708 FROM 2308 ROM

TO	FROM	TO	FROM	TO	FROM	TO	FROM
1	2	30	31	50	51	76	77
4	8	33	34	54	55	80	81
13	14	35	36	56	57	82	83
15	16	38	39	61	63	86	87
19	20	40	41	62	64	88	89
23	24	44	45	68	69	90	91
25	26	46	47	71	72	TP3	TP4
27	29	48	49	74	75	TP6	TP7

JUMPER INSTALLATION -002-005
2K RAM 2708 FROM 2308 ROM

TO	FROM	TO	FROM	TO	FROM	TO	FROM
1	2	30	31	50	51	76	77
4	8	33	34	54	55	80	81
13	14	35	36	56	57	82	83
15	16	38	39	61	63	86	87
19	20	40	41	62	64	88	89
23	24	44	45	68	69	90	91
25	26	46	47	71	72	TP3	TP4
27	29	48	49	74	75	TP6	TP7

JUMPER INSTALLATION -003-006
4K RAM 2708 FROM 2308 ROM

TO	FROM	TO	FROM	TO	FROM	TO	FROM
1	2	30	31	50	51	76	77
4	8	33	34	54	55	79	80
13	14	35	36	56	57	82	83
15	16	38	39	61	63	85	86
19	20	40	41	62	64	88	89
23	24	44	45	68	69	90	91
25	26	46	47	71	72	TP3	TP4
27	29	48	49	74	75	TP6	TP7

2K/4K JUMPER INSTALLATION
-005-070B 2310/2716

FROM	TO	FROM	TO	FROM	TO	FROM	TO
48	49	76	75	67	68	73	74
71	72	76	77	78	71	70	75

.385 MAX COMPONENTS NOT SHOWN

.075 ALL COMMON-INT LEADS


VIEW COMPONENT SIDE

9 MARK APPLICABLE MARKETING NUMBER IN .12-.18 HIGH CHARACTERS APPROX. AS SHOWN:


- 80/11 FOR -001 VERSION
- 80/12 FOR -002 VERSION
- 80/14 FOR -003 VERSION
- 80/11T FOR -004 VERSION
- 80/12T FOR -005 VERSION
- 80/14T FOR -006 VERSION

MATERIAL	DR # 1-13-78	National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, Calif. 95051
FINISH	1-13-78	
UNLESS OTHER SPECIFIED		SIZE OR NO. D 930305532 D
DIMENSIONS ARE IN INCHES AND INCLUDE CHEMICALLY APPLIED OR PLATED FINISHES		SCALE
REMOVE BURRS AND SHARP EDGES BREAK SHARP CORNERS .015 MAX		SHEET 1 OF 1
DO NOT SCALE DRAWING		

REV	DATE	BY	DESCRIPTION
1	11/2/68
2	11/2/68
3	11/2/68
4	11/2/68



DATE	11/2/68	BY	...
REV	1	DESCRIPTION	LOGIC DIAGRAM
			8080 11/2/68
			PROCESSOR
PART NUMBER		870305321	
REV		7	
		6	




ASBY	NUMBERS	RAM ADDR RANGE
-001	B0-B1 B3-B4 B5-B7	5000-5FFF
-002	B0-B1 B2-B3 B6-B7	3800-3FFF
-003	B9-B0 B2-B3 B6-B7	3000-3FFF

REVISIONS			
APPROVED	DATE	BY	RE.

REVISIONS			
APPROVED	DATE	BY	RE.

405 C CHASSIS
 BUS 80/11, 1/16
 PROCESS OF
 870305582

REVISIONS			
NO.	DATE	BY	REASON



LOGIC DIAGRAM
 BUC BO/11/12,14
 PROCESSOR
 E7D305532

