

***MPX G2***  
*Guitar*  
*Effects Processor*

Service  
Manual

**lexicon**

## Precautions

Save these instructions for later use.

Follow all instructions and warnings marked on the unit.

Always use with the correct line voltage. Refer to the manufacturers operating instructions for power requirements. Be advised that different operating voltages may require the use of a different line cord and/or attachment plug.

Do not install the unit in an unventilated rack, or directly above heat producing equipment such as power amplifiers. Observe the maximum ambient operating temperature listed in the product specification.

Slots and openings on the case are provided for ventilation; to ensure reliable operation and prevent it from overheating, these openings must not be blocked or covered. Never push objects of any kind through any of the ventilation slots. Never spill a liquid of any kind on the unit.

This product is equipped with a 3-wire grounding type plug. This is a safety feature and should not be defeated.

Never attach audio power amplifier outputs directly to any of the unit's connectors.

To prevent shock or fire hazard, do not expose the unit to rain or moisture, or operate it where it will be exposed to water.

Do not attempt to operate the unit if it has been dropped, damaged, exposed to liquids, or if it exhibits a distinct change in performance indicating the need for service.

This unit should only be opened by qualified service personnel. Removing covers will expose you to hazardous voltages.



This triangle, which appears on your component, alerts you to the presence of uninsulated, dangerous voltage inside the enclosure... voltage that may be sufficient to constitute a risk of shock.



This triangle, which appears on your component, alerts you to important operating and maintenance Instructions in this accompanying literature.

## Notice

This equipment generates and uses radio frequency energy and if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference to radio and television reception. It has been type tested and found to comply with the limits for a Class B computing device in accordance with the specifications of Part 15 of FCC Rules, which are designated to provide reasonable protection against such interference in a residential installation. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment OFF and ON, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient the receiving antenna
- Relocate the computer with respect to the receiver
- Move the computer away from the receiver
- Plug the computer into a different outlet so that the computer and receiver are on different branch circuits.

If necessary, the user should consult the dealer or an experienced radio/television technician for additional suggestions. The user may find the following booklet prepared by the Federal Communications Commission helpful:

"How to identify and Resolve Radio/TV Interference Problems.

This booklet is available from the U.S. Government Printing Office, Washington, DC 20402, Stock No. 004-000-00345-4.

Le présent appareil numérique n'émet pas de bruits radioélectriques dépassant les limites applicables aux appareils numériques de la class B prescrites dans le Règlement sur le brouillage radioélectrique édicté par le ministère des Communications du Canada.

Copyright © 1999 - 2001 Lexicon, Inc.  
All Rights Reserved

Lexicon Inc. • 3 Oak Park • Bedford, MA 01730-1441 • Tel (781) 280-0300 • Customer Service Fax (781) 280-0499  
Lexicon Part # 070-14395 Rev 0  
Printed in the United States of America

## Safety Suggestions

**Read Instructions** Read all safety and operating instructions before operating the unit.

**Retain Instructions** Keep the safety and operating instructions for future reference.

**Heed Warnings** Adhere to all warnings on the unit and in the operating instructions.

**Follow Instructions** Follow operating and use instructions.

**Heat** Keep the unit away from heat sources such as radiators, heat registers, stoves, etc., including amplifiers which produce heat.

**Ventilation** Make sure that the location or position of the unit does not interfere with its proper ventilation. For example, the unit should not be situated on a bed, sofa, rug, or similar surface that may block the ventilation openings; or, placed in a cabinet which impedes the flow of air through the ventilation openings.

**Wall or Ceiling Mounting** Do not mount the unit to a wall or ceiling except as recommended by the manufacturer.

**Power Sources** Connect the unit only to a power supply of the type described in the operating instructions, or as marked on the unit.

**Grounding or Polarization\*** Take precautions not to defeat the grounding or polarization of the unit's power cord.

\*Not applicable in Canada.

**Power Cord Protection** Route power supply cords so that they are not likely to be walked on or pinched by items placed on or against them, paying particular attention to cords at plugs, convenience receptacles, and the point at which they exit from the unit.

**Nonuse Periods** Unplug the power cord of the unit from the outlet when the unit is to be left unused for a long period of time.

**Water and Moisture** Do not use the unit near water — for example, near a sink, in a wet

basement, near a swimming pool, near an open window, etc.

**Object and liquid entry** Do not allow objects to fall or liquids to be spilled into the enclosure through openings.

**Cleaning** The unit should be cleaned only as recommended by the manufacturer.

**Servicing** Do not attempt any service beyond that described in the operating instructions. Refer all other service needs to qualified service personnel.

**Damage requiring service** The unit should be serviced by qualified service personnel when:

- the power supply cord or the plug has been damaged
- objects have fallen, or liquid has been spilled into the unit
- the unit has been exposed to rain
- the unit does not appear to operate normally or exhibits a marked change in performance
- the unit has been dropped, or the enclosure damaged

### SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service and repair of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in these instructions violates safety standards of design manufacture and intended use of the instrument. Lexicon assumes no liability for the customer's failure to comply with these requirements.

#### GROUND THE INSTRUMENT

To minimize shock hazard the instrument chassis and cabinet must be connected to an electrical ground. The instrument is equipped with a three-conductor AC power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

#### DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

#### KEEP AWAY FROM LIVE CIRCUITS

Operating personnel must not remove instrument covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

#### DO NOT SERVICE OR ADJUST ALONE

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

#### DO NOT SUBSTITUTE PARTS OR MODIFY INSTRUMENT


Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the instrument.

#### DANGEROUS PROCEDURE WARNINGS

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

### WARNING

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing and adjusting.



#### SAFETY SYMBOLS

General definitions of safety symbols used on equipment or in manuals.



Instruction manual symbol: the product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the instrument.



Indicates dangerous voltage. (Terminals fed from the interior by voltage exceeding 1000 volts must be so marked.)

### WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, condition or the like which, if not correctly performed or adhered to, could result in injury or death to personnel.

### CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, condition or the like which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product.

#### NOTE:

The NOTE sign denotes important information. It calls attention to procedure, practice, condition or the like which is essential to highlight.

### CAUTION

#### Electrostatic Discharge (ESD) Precautions



The following practices minimize possible damage to ICs resulting from electrostatic discharge or improper insertion.

- Keep parts in original containers until ready for use.
  - Avoid having plastic, vinyl or Styrofoam in the work area.
  - Wear an anti-static wrist-strap.
  - Discharge personal static before handling devices.
  - Remove and insert boards with care.
  - When removing boards, handle only by non-conductive surfaces and never touch open-edge connectors except at a static-free workstation.\*
  - Minimize handling of ICs.
  - Handle each IC by its body.
  - Do not slide ICs or boards over any surface.
  - Insert ICs with the proper orientation, and watch for bent pins on ICs.
  - Use static shielding containers for handling and transport.
- \*To make a plastic-laminated workbench anti-static, wash with a solution of Lux liquid detergent, and allow drying without rinsing.

# Table of Contents

Chapter 1 Reference Documents, Required Equipment.....	1-1
Reference Documents.....	1-1
Required Equipment.....	1-1
Tools.....	1-1
Test Equipment.....	1-1
Chapter 2 General Information .....	2-1
Periodic Maintenance.....	2-1
Ordering Parts.....	2-1
Returning Units to Lexicon for Service .....	2-1
Chapter 3 Specifications.....	3-1
Chapter 4 Performance Verification.....	4-1
Diagnostics.....	4-1
Analog Audio Performance:.....	4-1
Setup:.....	4-1
Input to Send.....	4-3
Insert Return Inputs to Outputs:.....	4-16
Lexicon Audio Precision ATE Summary .....	4-33
Chapter 5 Troubleshooting .....	5-1
<a href="http://www.lexicon.com/kbase/index.asp">http://www.lexicon.com/kbase/index.asp</a> .....	5-1
Diagnostics.....	5-1
Power On Diagnostics: .....	5-1
Error Indication:.....	5-1
Test Descriptions: .....	5-2
Functional Tests / Extended Diagnostics.....	5-5
Functional Test Descriptions .....	5-6
Switch Test: .....	5-6
Front Panel Pots .....	5-8
LED Test.....	5-9
Display Character Test .....	5-9
Display Block Test .....	5-10
Auto Test Execution.....	5-11
Burn In Loop .....	5-11
Footpedal Test.....	5-12
MIDI Test .....	5-13
DRAM Test .....	5-14
WCS Test.....	5-15
Lo SRAM Test.....	5-15
ROM Test.....	5-16
TOP LEVEL MENU UTILITIES & TOOLS .....	5-16
Exit Diags.....	5-17
Scope Loops .....	5-17
Software Err Log .....	5-17
Clear Err Log.....	5-18
2186 Tools .....	5-18
View Alg Numms.....	5-19
UTILITY MENU (Options Button) .....	5-19
Repeat Test .....	5-19
Test Result Menu.....	5-20
View DRAM.....	5-26
MIDI Scope .....	5-26
EMERGENCY DIAGNOSTICS.....	5-26
Removing the Top Cover:.....	5-27

Power Supply: .....	5-27
Battery Voltage:.....	5-28
Systems Clocks:.....	5-29
APPENDIX A: Software Error Messages .....	5-29
<b>Chapter 6 Theory of Operation .....</b>	<b>6-1</b>
Analog .....	6-1
Overview.....	6-1
Input.....	6-2
Tone Block.....	6-3
Dynamic Gain .....	6-3
Send .....	6-4
Aux Inputs (including Speaker Simulator).....	6-5
Output.....	6-6
Supplies .....	6-6
Digital .....	6-7
ARCHITECTURE.....	6-7
SCHEMATIC WALK-THROUGH .....	6-14
DETAILS.....	6-17
<b>Chapter 7 - Parts List.....</b>	<b>7-1</b>
Main Board .....	7-1
Display Board .....	7-5
Front Panel Input Board .....	7-6
Chassis/Mechanical .....	7-6
Packaging/Miscellaneous .....	7-7
Power Cords.....	7-7
<b>Chapter 8 Schematics and Drawings .....</b>	<b>8-1</b>
Schematics:.....	8-1
Drawings: .....	8-1

## Chapter 1 Reference Documents, Required Equipment

### **Reference Documents**

MPX G2 Owner's Manual - Lexicon P/N 070-11542 latest revision

### **Required Equipment**

#### Tools

The following is a minimum suggested technician's tool kit required for performing disassembly, assembly and repairs:

- Clean, antistatic, well lit work area.
- (1) #1 Phillips tips screwdriver
- (1) 14mm socket nut driver
- Solder: 63/37 - Tin/Lead Alloy composition, low residue, no-clean solder.
- Magnification glasses and lamps
- SMT Soldering / De-soldering bench-top repair station

#### Test Equipment

The following is a *minimum* suggested equipment list required to perform the proof of performance tests.

- Amplifier with speakers or headphones.
- Cables: (dependent on your signal source)
  - 2 shielded audio cables with 1/4" plugs on one end (T/S for single ended, T/R/S for balanced) and appropriate connections on the opposite ends for connection to Low Distortion Oscillator.
  - RCA male-to-male braided shield style cable
  - 1 MIDI cable: male 5 pin DIN to male 5 pin DIN, 3ft minimum
- (1) Low Distortion Oscillator with a single-ended or balanced output < 600 (output impedance), <0.005% THD+N with a Tone Burst function.
- (1) Analog distortion analyzer and level meter with single-ended or balanced input, switchable 30kHz low pass filter or audible band-pass (20-20kHz) filter.
- (1) DMM ( Digital Multimeter)
- (1) Frequency Counter
- (1) 100 MHz oscilloscope with 1x, 10x probes and storage features
- (1) Footpedal with a 10-100k range with cable
- (1) Stereo footswitch T/R/S momentary closed style and cable
- (1) Bench power supply providing a variac adjustment and transformer isolation





---

## Chapter 2 General Information

### ***Periodic Maintenance***

Under normal conditions the MPX G2 system requires minimal maintenance. Use a soft, lint-free cloth slightly dampened with warm water and mild detergent to clean the exterior surfaces of the connector box.

**Do not use alcohol, benzene or acetone-based cleaners or any strong commercial cleaners.** Avoid using abrasive materials such as steel wool or metal polish. If the unit is exposed to a dusty environment, a vacuum or *low-pressure* blower may be used to remove dust from the unit's exterior.

### ***Ordering Parts***

When ordering parts, identify each part by type, price and Lexicon Part Number. Replacement parts can be ordered from:

LEXICON, INC.  
3 Oak Park  
Bedford, MA 01730-1441  
Telephone: 781-280-0300; Fax: 781-280-0499; email: [csupport@lexicon.com](mailto:csupport@lexicon.com)  
ATTN: Customer Service

### ***Returning Units to Lexicon for Service***

**Before returning a unit for warranty or non-warranty service, consult with Lexicon Customer Service to determine the extent of the problem and to obtain Return Authorization. No equipment will be accepted without Return Authorization from Lexicon.**

If Lexicon recommends that a MPX G2 be returned for repair and you choose to return the unit to Lexicon for service, Lexicon assumes no responsibility for the unit in shipment from the customer to the factory, whether the unit is in or out of warranty. All shipments must be well packed (using the original packing materials if possible), properly insured and consigned, prepaid, to a reliable shipping agent.

When returning a unit for service, please include the following information:

- Name
- Company Name
- Street Address
- City, State, Zip Code, Country
- Telephone number (including area code and country code where applicable)
- Serial Number of the unit
- Description of the problem
- Preferred method of return shipment
- Return Authorization #, on both the inside and outside of the package

Please enclose a brief note describing any conversations with Lexicon personnel (indicate the name of the person at Lexicon) and give the name and telephone daytime number of the person directly responsible for maintaining the unit.

Do not include accessories such as manuals, audio cables, footswitches, etc. with the unit, unless specifically requested to do so by Lexicon Customer Service personnel.



## Chapter 3 Specifications

### I/O

**Instrument input:** mono 1/4 inch 1meg $\Omega$  unbalanced, with analog soft clipping circuit and front panel input level control

**Levels:** minimum +2.2dBu for full scale, maximum +10dBu max

**A/D:** 24-bit

**Return Inputs:** stereo, 1/4 inch, 50k $\Omega$  unbalanced, with analog soft clipping circuit and ganged level control on rear panel

**Levels:** minimum -10dBu for full scale; maximum +18dBu max (for +4 nominal inputs); +18 dBu with rear level pot at minimum

**A/D:** 24-bit

**Main L and R Outputs:** 1/4 inch TRS balanced (2), XLR 3-wire balanced (2)

**Nominal Level:** front panel adjustable to +4dBu

**Maximum Output Level:** balanced: +18dBu into 600 $\Omega$ ; unbalanced: +21dBu into 100k $\Omega$

**D/A:** 24-bit

**Send Output:** mono, 1/4 inch unbalanced

**Nominal Level:** software adjustable to +4dBu

**Maximum Output Level:** +18dBu into 100k $\Omega$

**D/A:** 24-bit

### Audio performance

**Frequency response:** 20Hz to 20kHz; +1 to -1.5dB for input to send; +1 to -1.5dB for return to output

**THD+N:** <0.01%, at 1kHz nominal output level; <.01% at 1kHz insert returns to main output; .01% at 1kHz input to main outputs

**Dynamic Range:** Instrument input to send:

-110dB (unweighted) minimum Input to Send with Relay Bypass on

-120dB (unweighted) Input to Send with Noise Gate on

-97dB (unweighted) typical instrument to main outputs in Bypass

**Sample rate:** 44.1kHz

**Return Mix:** When the Return Mix option is selected, MPX G2 will mix the analog Aux inputs with the post converter output signal from the DSP.

**Throughput delay without send/return loop:** Input to Main Output <3ms, nominal

### Internal Audio Data Paths

**Conversion:** 24-bit A/D, 24-bit D/A

**DSP:** 32 bits

### Control Interface

**MIDI:** 7-pin DIN connector for MIDI IN/powerd bi-directional remote 5-pin DIN connectors for MIDI THRU and OUT

**Footswitch:** 1/4 inch T/R/S phone jack for 3 independent footswitches

**Foot pedal:** 1/4 inch T/R/S phone jack (10k $\Omega$  min, 100k $\Omega$  max impedance)

**Remote Power In:** 2.5mm barrel for 9VAC remote power

### General

**Dimensions:** 19.0"W x 1.75"H x 13"D (483 x 45 x 330mm); 19 inch rack mount standard, 1U high

**Weight:** Net: 7.2lbs (3.2kg); Shipping: 11lbs (4.98kg)

**Power Requirements:** 100-240VAC, 50-60Hz, 25W, 3-pin IEC power connector

**Environment:** Operating temperature: 32° to 104°F (0° to 40°C); Storage temperature: -20° to 170°F (-30° to 75°C); Humidity: maximum 95% without condensation

### Electrical Approvals

**Safety Compliance:** UL1419 and CSA 22.2 No. 1-94 (UL and C-UL marks); EN60065 (TUV-GS and CE marking per Directive 73/23/EEC)

**EMC Compliance:** FCC Class B; EN55022 Class B and EN50082-1; (CE marking per Directive 89/336/EEC)

*Specifications subject to change without notice.*



## Chapter 4 Performance Verification

This section provides a procedure for verification of the normal operation of the MPX G2 internal processors and the integrity of the analog and digital audio signal paths. This procedure does not require removal of the MPX G2 covers.

### ***Diagnostics***

The MPX G2 contains three types of Diagnostics: Power On Diagnostics, Extended Diagnostics, and Emergency Diagnostics. Each of these is described fully the chapter on Troubleshooting. When the MPX G2 is powered on, Power On Diagnostics will run automatically to verify proper operation of its internal system. The Power On Diagnostics consist of the following tests:

FPGA Test  
 Z80 CPU Test  
 ROM Checksum Test  
 Stack RAM Test  
 ADSP2186 Test  
 WCS Test  
 Lo SRAM Test  
 Lex-2186 Test  
 Sample Rate Test  
 Digipot Test

### ***Analog Audio Performance:***

NOTE: In order to properly test the MPX G2, every step in the Setup section must be set in order. This is to insure proper troubleshooting of an MPX G2 if service is needed. Failure to set the unit up properly will cause incorrect readings. Many of the tests in this procedure are provided to verify functional operation. Test results given for tests intended to verify functionality do not necessarily represent any published performance specification.

### **Setup:**

1. Turn on the MPX G2 and wait for the Power On Diagnostics cycle to finish.
2. Turn the front panel knob to select program 250 Clean Slate.
3. Press the Edit button. The display should read: Edit select Mix. Turn the knob until the display reads: Edit select Effects Order.
4. Press the Gain button. Once pressed its Led will flash off/on and the display will read Gain select: no effect.
5. Turn the knob until the display reads: Gain select \*Crunch. The Gain Led will start to flash more rapidly.
6. Press the Gain button. The "\*" will disappear and the Gain Led will be flashing slower. This is an indication that the Crunch effect is now loaded.
7. Press the Effect 1 button. The Effect 1 Led will flash off/on and the display will read FX 1 select: no effect.
8. Turn the knob until the display reads: FX 1 select: 13 \*Volume (S). The Effect 1 Led will start to flash more rapidly.
9. Press the Effect 1 button. The "\*" will disappear and the Effect 1 Led will be flashing slower. This is an indication that the Volume (S) effect is now loaded.
10. Set the Gain pots (Low Mid Hi ) on the front panel so the levels are at 0 (the level will change on the display as the pot each pot is turned).
11. Press the Edit button twice. The display reads: Edit Select: Mix.
12. Press the Yes button and the display reads: Send Level 0 (flashing). Turn the knob CCW to set the Send Level to -18. Press the No button to get you back to the Edit select Mix.
13. Turn the knob until the display reads: Edit select Noise Gate. Press the Yes button 3 times. The display reads: NoiseGate Thrsh. Turn the knob CW until the reading is -20dB.
14. Press the Yes button. The display reads: NoiseGate Atten. Turn the knob CCW for a -90dB setting.
15. Press the Yes button. The display reads: NoiseGate Offset the dB level should be at -3dB.

16. Press the Yes button. The display reads: NoiseGate ATime. Press Yes and turn the knob CW until setting is at 20.
17. Press the Yes button. The display reads: NoiseGate HTime. Press Yes and turn the knob CCW until setting is at 20.
18. The MPX G2 now has to be placed in a test program called Development. This will require several steps before the remaining settings for the Performance Section are set properly.
  - 18.1. Press the System button. The display reads: System Select: Audio
  - 18.2. Turn the knob CW until the display reads: System Select: MIDI.
  - 18.3. Press the Yes button 4 times until the display reads: MIDI Ctl Send None = None
  - 18.4. Press the Options button the display reads: MIDI Reset Press YES
  - 18.5. Press and hold the Effect 1 button until the display reads: Debug Mode then release.
  - 18.6. Press the Options button. The display reads: MIDI Ctl Send None=None.
  - 18.7. Press the No button 4 times until the display reads: System Select: MIDI.
  - 18.8. Turn the knob CW until the display reads: System Select :Development
19. The Development Diagnostics Menu will now be available.
20. Press the Yes button Twice until the display reads: Devel DSP Bypass. Turn the knob to set this to Byp 0.
21. Press the Yes button Five times until the display reads: Devel Insrt Type. Turn the knob CCW to set this to Stereo.
22. Press the Yes button Eight times until the display reads: Devel LoCut. Turn the knob to set this to 0.
23. Press the Yes button Three times until the display reads: Devel HiCut. Turn the knob to set this to 0.
24. Press the Yes button once. The display reads: Devel Bass. Turn the knob to set this to 0.
25. Press the Yes button once. The display reads: Devel Trebl. Turn the knob to set this to 0.
26. Press the Yes button three times until the display reads: Devel Gtone. Turn the knob CCW to Byp 0.
27. Press the Yes button once. The display reads: Devel Fgood. Turn the knob to set this to Out 0.
28. Press the Yes button twice. The display reads: Devel Gain. Turn the knob CCW to Byp 0.
29. Press the Yes button twice. The display reads: Devel Send. Turn the knob to set this to Gn 0.
30. Press the Yes button once. The display reads: Devel Mute. Turn the knob CCW to Byp 0.
31. Press the Program button. The display reads: Clean Slate.

The MPX G2 is now ready for the tests that follow.


For each test, you will be instructed to make different setting changes to the above procedure, mainly in the form of input levels. All measurements fall within a range containing both Upper and Lower limit rather than a set number. The range values will be listed as Upper limit values first and Lower limit values.

Note: In the tests to follow, Input refers to the Rear Guitar Input Jack on the back of the MPX G2.

32. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Rear Guitar Input jack.
33. Connect an audio output cable from the Insert Send output jack on the rear of the MPX G2 to the Distortion Analyzer.

## Input to Send

The following tests will be testing the Input to Send path as seen in the diagram below:



### Input To Send Tests In Bypass:

This test will verify the Audio signal path from the Rear Input to the Send output of the MPX G2 In Bypass

#### Signal Levels:

1. Apply a 1kHz-sinewave signal at +0.5dBu (820 mVRMS) to the Rear Guitar Input jack of the MPX G2.
2. Press the Edit button. The display will read Edit select Mix. Press the Yes button once. The display will read Send Level. Turn the knob for a setting of -10.
3. Verify an output level reading between -0.64 to -1.76 dBu (720 to 632 mVRMS).
4. Reset the Send Level in the Edit menu to +8.
5. Verify an output level reading between 17.36 to 16.24 dBu (5.72 to 5.03 Vrms).
6. Apply a 1kHz-sinewave signal at +1dBu (870 mVRMS).
7. Turn the Bypass on by pressing the Bypass button on the front panel.
8. Verify an output level reading between 1.56 to -0.44 dBu (927 to 736 mVRMS).
9. Reapply a 1kHz-sinewave signal at +0.5dBu (820 mVRMS).
10. Turn off the Bypass from the front panel.
11. Add a 600Ω load to the output signal feeding the analyzer.
12. Verify an output level reading between 11.36 to -9.24 dBu (2.87 to .267 Vrms).

#### Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at +1dBu (870 mVRMS).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.0 to -1.5 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

THD+N Measurement:

1. Set the Analyzer to measure THD+N.
2. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
3. Verify an output THD+N reading is between (0.15 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

4. Set the Analyzer back to measure level.

Signal to Noise Ratio:

1. Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -99.94 to -120.00 dBu (7.6 to 0.8 uVRMS).
5. Turn the oscillator back on.

Signal Level with NoiseGate On/Off:

1. Apply a 1kHz-sinewave signal at -24dBu (49 mVRMS).
2. Press the Edit button and turn the knob CW to the Noise Gate menu.
3. Press the Yes button once. The display reads: NoiseGate Enable Off. Turn the knob CW to select Guitar Input.
4. Press the Yes button once. The display reads: NoiseGate Send Off. Turn the knob CW to set this to On.
5. Verify an output level reading range between -39.94 to -100.00 dBu (7.8m to 7.6u Vrms).
6. In the Edit menu turn the NoiseGate Send and Enable back to the Off position.
7. Apply a 1kHz-sinewave signal at -16.5dBu (115.9 mVRMS).
8. Verify an output level reading range between 1.06 to -1.06 dBu (875 to 686 mVRMS).

*Input To Send Test With Tone On:*

This test will verify the Audio signal path from the Rear Input to the Send output of the MPX G2 With the Tone circuit enabled. There are 3 parameters that must be set for this test.

Signal Levels:

1. Press the System button until the display reads: System Select Development.
2. Press the Yes button 23 times until the display reads Devel GTone Byp 0. Turn the Knob CW to turn the Tone circuit On 1.
3. Press the Edit button. The display will read Noise Select Mix. Turn the knob CW until the display reads Edit select Noise Gate. Press the Yes button once. The display will read NoiseGate Enable. Set it to Off.
4. Press the Yes button once. The display will read NoiseGate Send. Set this to the Off setting.
5. Press the Edit button a few times until the display reads: Edit Select: Mix.
6. Press the Yes button once. The display reads: Send Level. Turn the knob CW to set the level to +8.
7. Apply a 1kHz-sinewave signal at +1dBu (870 mVRMS) to the Rear Guitar Input jack of the MPX G2.
8. Verify an output level reading between 17.26 to 16.24dBu (5.7 to 5.0 Vrms).

THD+N Measurement:

1. Set the Analyzer to measure THD+N.
2. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
3. Verify an output THD+N reading is between (0.15 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz



5. Set the Analyzer back to measure level.

Signal To Noise Ratio:

1. Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -99.94 to -120.00 dBu (7.8 to 0.8 uVRMS).
5. Turn the oscillator back on.

Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at -15.5dBu (130 mVRMS).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

5. Set the Low Gain to -25 using the front panel knob.
6. Verify the output level readings for each of the frequency settings in the table below.

Freq. Hz	Upper		Lower	
	(Vrms)	dBu	(Vrms)	dBu
20,000	(1.1)	3.40	(.90)	1.28
16,000	(1.1)	3.39	(.90)	1.27
12,000	(1.1)	3.38	(.90)	1.26
10,000	(1.1)	3.37	(.90)	1.25
4,000	(1.1)	3.16	(.90)	1.04
2,000	(1.0)	2.51	(.81)	0.39
997	(.83)	0.62	(.65)	-1.50
250	(.34)	-7.07	(.27)	-9.19
100	(.22)	-10.79	(.17)	-12.91
60	(.20)	-11.59	(.16)	-13.71
20	(.20)	-12.05	(.15)	-14.17

7. Set the Low Gain to +25 using the front panel knob.
8. Verify the output level readings for each of the frequency settings in the table below.

Freq. Hz	Upper		Lower	
	(Vrms)	dBu	(Vrms)	dBu
20,000	(1.1)	3.41	(.90)	1.29
16,000	(1.1)	3.42	(.90)	1.30
12,000	(1.1)	3.43	(.90)	1.31
10,000	(1.1)	3.45	(.90)	1.33
4,000	(1.2)	3.64	(.92)	1.52
2,000	(1.3)	4.27	(1.0)	2.15
997	(1.6)	6.10	(1.2)	3.98
250	(3.8)	13.79	(3.0)	11.67
100	(5.8)	17.51	(4.6)	15.39
60	(6.4)	18.37	(5.0)	16.25
20	(6.8)	18.87	(5.4)	16.75

9. Set the Low Gain to 0, then set the Mid Gain to -25 using the front panel knob.
10. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(1.0)	2.24	(.80)	0.12
16,000	(1.0)	1.68	(.70)	-0.44
12,000	(.84)	0.66	(.65)	-1.46
10,000	(.76)	-0.15	(.60)	-2.27
4,000	(.38)	-6.12	(.30)	-8.24
2,000	(.20)	-11.86	(.15)	-13.98
997	(.10)	-17.65	(.08)	-19.77
250	(.19)	-12.21	(.15)	-14.33
100	(.45)	-4.67	(.35)	-6.79
60	(.67)	-1.22	(.53)	-3.34
20	(1.1)	2.66	(.82)	0.54

11. Set the Mid Gain to +25 using the front panel knob.
12. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(1.3)	4.53	(1.0)	2.41
16,000	(1.4)	5.08	(1.1)	2.96
12,000	(1.6)	6.07	(1.2)	3.95
10,000	(1.7)	6.88	(1.3)	4.76
4,000	(3.4)	12.82	(2.7)	10.70
2,000	(6.5)	18.54	(5.1)	16.42
997	(12.5)	24.18	(9.8)	22.06
250	(6.8)	18.93	(5.4)	16.81
100	(3.0)	11.48	(2.3)	9.36
60	(2.0)	8.16	(1.6)	6.04
20	(1.3)	4.37	(1.0)	2.25

13. Apply a 1kHz-sinewave signal at -30.5dBu (23 mVRMS).
14. Set the Mid Gain to 0, then set the High Gain to +50 using the front panel knob.

15. Verify the output level readings for each of the frequency settings in the table below.

Freq. Hz	Upper		Lower	
	(Vrms)	dBu	(Vrms)	dBu
20,000	(6.2)	18.07	(4.8)	15.95
16,000	(7.3)	19.45	(5.7)	17.33
12,000	(8.6)	20.92	(6.7)	18.80
10,000	(9.4)	21.67	(7.4)	19.55
4,000	(11)	23.37	(8.9)	21.25
2,000	(10)	22.41	(8.0)	20.29
997	(7.2)	19.37	(5.6)	17.25
250	(2.2)	8.96	(1.7)	6.84
100	(.90)	1.28	(.70)	-0.84
60	(.57)	-2.73	(.44)	-4.85
20	(.27)	-9.27	(.21)	-11.39

16. Set High Gain setting back to 0.

*Input To Send Test With DSP On:*

This test will verify the Audio signal path from the Rear Input to the Send output of the MPX G2 With the DSP circuit enabled.

Signal Level:

1. Press the System button on the front panel. The display will read Devel GTone On 1. Turn the knob CCW to place the Tone circuit into Byp 0.
2. Press the No button 21 times until the display reads: Devel DSP Bypass Byp 0. Turn the Knob CW to turn the DSP circuit On 1.
3. Apply a 1kHz-sinewave signal at +1dBu (870 Vrms) to the Rear Guitar Input jack of the MPX G2.
4. Verify an output level reading between 12.76 to 11.64 dBu (3.4 to 3.0 Vrms).

Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at +1dBu (870 Vrms).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

Frequency Response Measurement with Gain On:

1. Press the Yes button 21 times until the display reads Devel GTone Byp 0. Turn the knob CW to turn the GTone circuit On 1.
2. Disable all Filters on the Distortion Analyzer.
3. Apply a 1kHz-sinewave signal at +1dBu (870 Vrms).
4. Set the Analyzer for a 0dB reference.

- Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

- Turn the knob CCW to place the GTone circuit back into Byp 0.

**THD+N Measurement:**

- Set the Analyzer to measure THD+N.
- Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
- Verify an output THD+N reading is between (0.15 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

- Set the Analyzer back to measure level.

**THD+N Measurement with Soft Sat On:**

- Press the No button until the display reads: System Select Development. Turn the knob CCW until the display reads: System Select Audio.
- Press the Yes button once. The display reads: Audio Soft Sat Off. Turn the knob CW to turn the Soft Sat circuit On.
- Verify the output level readings for each of the input level settings in the table below.

Levels	Upper	Lower
(Vrms)	%	%
-3dBu (.55)	1.10	0.14
-2dBu (.60)	3.06	0.73
-1dBu (.70)	5.38	1.66
0dBu (.80)	7.54	2.60
+1dBu (.90)	9.38	3.42

- Turn the knob CCW to turn the Soft Sat circuit back Off.

**Signal To Noise Ratio:**

- Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
- Set the Analyzer for a 0dB reference (@ 1kHz).
- Turn off the oscillator.
- Verify an output level reading between -99.94 to -120.00 dBu (7.8 to 0.8 uVRMS).
- Turn the oscillator back on.

**Input To Send Test with Dynamic Gain On:**

This test will verify the Audio signal path from the Rear Input to the Send output of the MPX G2 with the Dynamic Gain circuit enabled. You will now need to set the following parameters for the following tests

**Setup:**

- Press the No Button once. The display reads: System Select Audio.
- Turn the Knob CW until the display reads: System Select Development.


3. Press the Yes button twice. The display reads: Devel DSP Bypass On 1. Turn the knob CCW to turn the DSP circuit to Byp 0.
4. Press the Yes button 21 times. The display reads: Devel Gtone. Turn the knob and set the level to Byp 0.
5. Press the No button 4 times. The display reads: Devel Bass. Turn the knob and set the level to 0.
6. Press the Yes button once. The display reads: Devel Trebl. Turn the knob and set the level to 0.
7. Press the Yes button 6 times the display reads: Devel Gain Byp 0. Turn the knob CW to turn the Gain circuit On 1.
8. Press the Edit button 3 times. The display reads: Edit Select Mix.

#### Signal Level:

1. Apply a 1kHz-sinewave signal at -5.5dBu (411 mVRMS).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Verify an output level reading between 10.7 to 11.76dBu (2.7 to 3.0 Vrms).
4. Press the System button. The display reads: Devel Gain On 1.
5. Press the No button 9 times until the display reads: Devel Drive 0. Turn the knob CW to set the Drive level to 60.
6. Apply a 1kHz-sinewave signal at -70.5dBu (231 mVRMS).
7. Set the Analyzer for a 0dB reference (@ 1kHz).
8. Verify an output level reading between 4.4 to 2.2dBu (1.3 to 1.0 Vrms).
9. Turn the knob CCW and set the Drive level to 0.
10. Press the Yes button 4 times. The display reads: Devel M-Vol 42 Turn the knob CCW to set the Volume level to -60.
11. Apply a 1kHz-sinewave signal at -10.5dBu (231 mVRMS).
12. Set the Analyzer for a 0dB reference (@ 1kHz).
13. Verify an output level reading between -54.34 to -55.46 dBu (1.5 to 1.3 mVRMS).
14. Turn the knob CW and set the Drive M-Vol to -14.
15. Press the Yes button 3 times. The display reads: Devel FGood Out 0. Turn the knob CW so the setting is In 1. This will engage the Feel Good circuit.
16. Press the No button 7 times. The display reads: Devel Drive 0. Turn the knob CW for a setting of 10.
17. Press the No button once. The display reads: Devel Feel 0. Turn the knob CW for a setting of 8.


Note: In the following part of this test an oscillator with a tone burst function must be set for the specs below in step 18. The resulting output from the MPX G2 must be feed to a storage oscilloscope that is capable of measuring and storing the information in time domain as indicated in the 2 graphs below.

18. Apply a 1kHz-sinewave signal Burst at -6dBu (388 mVRMS).
19. Set the Analyzer for a 0dB reference (@ 1kHz).
20. The tone burst is measured in a time domain. Measure the positive peak amplitude at various times during the test from (0-28ms). The waveform measurement should look like the following signal in the figure below. Notice that the amplitude of each peak in the burst decreases over time.



Feel Good Circuit On

21. Press the Yes button 8 times. The display reads: Devel FGood In 1. Turn the knob CCW so the setting is Out 0 this will disengage the Feel Good circuit.
22. Again apply a 1kHz-sinewave signal Burst at -6dBu (388 mVRMS).
23. Set the Analyzer for a 0dB reference (@ 1kHz).
24. Verify the waveform measurement looks like the following signal in the figure below with the Feel Good circuit off.



Feel Good Circuit Off

## Frequency Response Measurements:

1. Press the No button 9 times. The display will read Devel LoCut 0. Turn the knob CW so the setting is 20.
2. Apply a 1kHz-sinewave signal at -20.5dBu (73 mVRMS).
3. Set the Analyzer for a 0dB reference (@ 1kHz). Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms)	dBu
20,000	(.37)	-6.32	(.30)	-8.44
16,000	(.41)	-5.41	(.33)	-7.53
12,000	(.46)	-4.58	(.36)	-6.70
10,000	(.48)	-4.22	(.37)	-6.34
4,000	(.50)	-3.86	(.39)	-5.98
2,000	(.43)	-5.13	(.34)	-7.25
997	(.30)	-8.33	(.23)	-10.45
250	(.09)	-18.85	(.07)	-20.97
100	(.036)	-26.74	(.028)	-28.86
60	(.021)	-31.28	(.016)	-33.40
20	(.006)	-41.92	(.005)	-44.04

4. Turn the knob CCW to set LoCut back to 0.
5. Press the Yes button 3 times. The display will read Devel HiCut. Turn the knob CW so the setting is 35.
6. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.01)	-37.93	(.007)	-41.05
16,000	(.01)	-36.00	(.009)	-39.12
12,000	(.02)	-33.49	(.01)	-36.61
10,000	(.02)	-31.90	(.01)	-35.02
4,000	(.05)	-23.98	(.03)	-27.10
2,000	(.10)	-18.05	(.07)	-21.17
997	(.18)	-12.41	(.13)	-15.53
250	(.40)	-5.74	(.28)	-8.86
100	(.30)	-8.14	(.20)	-11.26
60	(.20)	-11.54	(.18)	-14.66
20	(.06)	-21.51	(.05)	-24.63

7. Turn the knob CCW to set Hi Cut back to 0.
8. Press the Yes button 2 times. The display will read Devel Trebl 0. Turn the knob CW so the setting is 25.
9. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(20)	28.25	(12)	24.13
16,000	(18)	27.44	(11)	23.32
12,000	(16)	26.06	(10)	21.94
10,000	(14)	24.99	(9)	20.87
4,000	(6)	18.31	(4)	14.19
2,000	(3)	12.78	(2)	8.66
997	(2)	7.75	(1.2)	3.63
250	(1.1)	2.74	(.66)	-1.38
100	(1.0)	2.27	(.63)	-1.85
60	(1.0)	2.11	(.62)	-2.01
20	(1.0)	2.10	(.62)	-2.02

10. Turn the knob CCW to set Treble to -25.



11. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.05)	-24.44	(.03)	-28.56
16,000	(.05)	-23.55	(.03)	-27.67
12,000	(.06)	-22.09	(.04)	-26.21
10,000	(.07)	-20.98	(.04)	-25.10
4,000	(.15)	-14.11	(.10)	-18.23
2,000	(.30)	-8.55	(.20)	-12.67
997	(.50)	-3.55	(.30)	-7.67
250	(.90)	1.38	(.60)	-2.74
100	(1.0)	1.94	(.60)	-2.18
60	(1.0)	2.02	(.60)	-2.10
20	(1.0)	2.06	(.60)	-2.06

12. Turn the knob CW to set Treble to 0.  
 13. Press the No button once. The display will read Devel Bass 0. Turn the knob CW to set it to 25.  
 14. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.90)	1.31	(.70)	-1.31
16,000	(.90)	1.31	(.70)	-1.31
12,000	(.90)	1.32	(.70)	-1.30
10,000	(.90)	1.32	(.70)	-1.30
4,000	(.90)	1.36	(.70)	-1.26
2,000	(.90)	1.48	(.70)	-1.14
997	(1.0)	1.93	(.70)	-0.69
250	(1.7)	6.44	(1.2)	3.82
100	(3.2)	12.24	(2.3)	9.62
60	(4.3)	14.84	(3.2)	12.22
20	(5.6)	17.15	(4.1)	14.53

15. Turn the knob CCW to set Bass to -25.  
 16. Verify the output level readings for each of the frequency settings in the table below.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.90)	1.31	(.70)	-1.31
16,000	(.90)	1.31	(.70)	-1.31
12,000	(.90)	1.30	(.70)	-1.32
10,000	(.90)	1.30	(.70)	-1.32
4,000	(.90)	1.26	(.65)	-1.36
2,000	(.90)	1.14	(.65)	-1.48
997	(.80)	0.67	(.60)	-1.95
250	(.50)	-3.96	(.36)	-6.58
100	(.25)	-9.59	(.20)	-12.21
60	(.20)	-12.04	(.20)	-14.66
20	(.20)	-13.60	(.10)	-16.22

**THD+N Measurement:**

1. Apply a 1kHz-sinewave signal at -10.0dBu (245 mVRMS).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Set the Analyzer to measure THD+N.
4. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
5. Verify an output THD+N reading is between (0.15 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

6. Set the Analyzer back to measure level.

**Signal To Noise Ratio:**

1. Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -99.94 to -120.00 dBu (7.8 to 0.8 uVRMS).
5. Turn the oscillator back on.

**Signal To Noise Ratio with Tone Enabled:**

1. Press the No button 17 times. The display reads: Devel DSP Bypass Byp 0. Turn the knob CW so DSP is On 1.
2. Press the Yes button 21 times. The display reads: Devel Gtone. Verify the circuit is set to On 1.
3. Press the Yes button 3 times. The display reads: Devel Gain. Verify the gain is set to On 1.
4. Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
5. Set the Analyzer for a 0dB reference (@ 1kHz).
6. Turn off the oscillator.
7. Verify an output level reading between -89.94 to -120.00 dBu (24.2 to 0.8 Vrms).
8. Turn the oscillator back on.

**Signal To Noise Ratio Noise Gate On No Input:**

1. Press the Edit button. The display reads: Edit Select Mix. Turn the knob CW until it reads: Edit Select Noise Gate.
2. Press the Yes button once. The display reads: NoiseGate Enable Off. Turn the knob CW so the display reads Guitar Input. This enables the NoiseGate circuit.
3. Press the Yes button once. The display reads: NoiseGate Send Off. Turn the knob CW to On to enable the circuit.
4. Press the System button. The display reads: Devel Gain. Verify the gain is set to On 1.
5. Apply a 1kHz-sinewave signal at +2.2dBu (1.0 Vrms).
6. Set the Analyzer for a 0dB reference (@ 1kHz).
7. Turn off the oscillator.
8. Verify an output level reading between -119.94 to -140.00 dBu (0.8 to 0.08 uVRMS).

***Input To Send Tests With Clean On:***

These tests will verify the Audio signal path from the Rear Input to the Send output of the MPX G2 with the Clean circuit enabled. The following tests parameters will be needed in order to perform these tests.

**Setup**

1. Press the Yes button 2 times. The display reads: Devel Send Gn 0. Turn the knob CW to select CIn 1. The Clean circuit is now enabled.
2. Press the Edit button. The display reads: NoiseGate Send On. Turn the knob CCW to Off.
3. Press the No button once. The display reads: NoiseGate Enable Guitar Input. Turn the knob CCW to Off.

## Signal Level:

1. Apply a 1kHz-sinewave signal at +1.0dBu (870 mVRMS).
2. Set the Analyzer for a 0dB reference.
3. Verify an output level reading between 17.36 to 16.24 dBu (5.72 to 5.0 Vrms).

## Frequency Response Measurements:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at +1dBu (870 Vrms).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

## THD+N Measurement:

1. Set the Analyzer to measure THD+N.
2. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
3. Verify an output THD+N reading is between (0.15 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz


4. Set the Analyzer back to measure level.

## Signal To Noise Ratio:

1. Set the Analyzer for a 0dB reference (@ 1kHz).
2. Turn off the oscillator.
3. Apply a 1kHz sinewave signal at 2.2dBu (1.0 Vrms).
4. Verify an output level reading between -104.94 to -120.00 dBu (3.8 to 1.2 uVRMS).

### Insert Return Inputs to Outputs:

The following tests will be testing the Insert Return to Output path as seen in the diagram below:



### Insert Return Inputs to Outputs with Mix On:

The following tests verify the integrity of the Left/Right Insert Return Inputs to the Left/Right Main Outputs of the MPX G2. As described in the above Input to Sends tests the MPX G2 must be setup with Program 250 Clean Slate loaded and the Development Row available in the System Menu. Once these are loaded the following parameters must be set before testing.

#### Setup:

1. Press the System button then turn the knob CW to the end until the display reads: System Select Development.
2. Press the Yes button three times. The display reads: Devel Sum On 1. Turn the knob CCW to set the Sum to Off.
3. Press the Yes button once. The display reads: Devel DSP R Sw. Verify that it is set for Nrm 10 (If not, use the knob to change).
4. Press the Yes button once. The display reads: Devel DSP L Sw. Verify that it is set for Nrm 10 (If not, use the knob to change).
5. Press the Yes button once. The display reads: Devel Mix Switch Off 0. Turn the knob CW to set this to On 1.
6. Press the Yes button 8 times. The display reads: Devel SpkrSim BP On 1. Turn the knob CW to set this to Byp 0.
7. On the Front panel, turn the Input Level Pot to Minimum (fully CCW).
8. Set the Output Level Pot to Maximum (fully CW).
9. On the back of the MPX G2 set the Insert Return Pot to 10 (fully CW).
10. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Left Insert Return jack.
11. Connect an audio output cable from the Left Main 1/4 Output jack on the rear of the MPX G2 to the Distortion Analyzer.

#### Signal Level:

1. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
2. Verify an output level reading between 27.06 to 24.94 dBu (17.5 to 13.7 Vrms).
3. Move the cable from the Left Insert Return jack to the Right Insert Return jack.

4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify its output level reading is between 27.06 to 24.94 dBu (17.5 to 13.7 Vrms).

Signal Level with 600Ω Load:

1. Apply a 1kHz-sinewave signal with a 600Ω load at -11dBu (218 mVRMS).
2. Verify an output level reading between 17.86 to 15.74 dBu (6 to 4.7 Vrms).
3. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
4. Move the cable from the Right Main Output Jack to the Left Main Output Jack.
5. Verify its output level reading is between 17.86 to 15.74 dBu (6 to 4.7 Vrms).
6. Remove the 600Ω load.

Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

5. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
6. Move the cable from the Left Main Output jack to the Right Main Output Jack.
7. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

8. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).

Crosstalk Left/Right Measurements:

1. Move the cable from the Right Main Output Jack to the Left Main Output Jack.
2. Verify the crosstalk output level reading is between -62.94 to -120 dBu (552 to 1.2 uVRMS) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

3. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify the crosstalk output level reading is between -62.94 to -120 dBu (552 to 1.2 uVRMS) at the following frequency settings.

20,000Hz	10,000Hz
997Hz	100Hz

THD+N Measurement:

1. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Left Insert Return jack.
2. Connect an audio output cable from the Left Main ¼" Output jack on the rear of the MPX G2 to the Distortion Analyzer.

3. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
4. Set the Analyzer to measure THD+N.
5. Verify an output THD+N reading is between 0.01 - 0.0001% at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

6. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
7. Move the cable from the Left Main Output jack to the Right Main Output Jack.
8. Verify an output THD+N reading is between (0.01 to 0.0001%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

9. Set the Analyzer back to measure level.

**Signal To Noise Ratio:**

1. Apply a 1kHz-sinewave signal at -10dBu (245 mVRMS).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -82.94 to -120.00 dBu (55 to 0.8 uVRMS).
5. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
6. Move the cable from the Right Main Output jack to the Left Main Output Jack.
7. Verify an output level reading between -82.94 to -120.00 dBu (55 to 0.8 uVRMS). Turn the oscillator back on.

***Insert Return Inputs to Outputs with Sum On:***

The following test verifies the Inserts to Outputs with the Sum circuit engaged. The following parameters must be set up before testing.

**Setup/Test:**

1. Press the System button then turn the knob CW to the end until the display reads: System Select Development.
2. Press the Yes button 3 times. The display reads: Devel Sum Off 0. Turn the knob CW to On 1. This will enable the Sum circuit.
3. Press the Yes button once. The display reads: Devel DSP R Sw Nrm10. Turn the knob CW to set the left DSP to Loop 1.
4. Press the Yes button once. The display reads: Devel DSP L Sw Nrm10. Turn the knob CW to set the left DSP to Loop 1.
5. Press the Yes button once. The display reads: Devel Mix Switch. Verify that Mix is set to Off 0.
6. Press the Yes button 4 times. The display reads: Devel SpkSp. Verify that Mix is set to Byp 0.
7. Press the Yes button 4 times. The display reads: Devel SpkrSim.BP. Verify that Mix is set to Byp 0.
8. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
9. Apply a 1kHz-sinewave signal at -10dBu (245 mVRMS).
10. At the Left Main Output verify an output level reading between 27.06 to 24.94 dBu (17.5 to 14 Vrms).

***Insert Return Inputs to Outputs with Split On:***

The following test verifies the Inserts Return Inputs to Outputs with the Split circuit engaged. The following parameters must be set up before testing.

**Setup/Test:**

1. Press the No button 11 times. The display reads: Devel Sum On 1. Turn the knob CCW to Off 0.
2. Press the No button 2 times. The display reads: Devel Split Off. Turn the knob CW to On this will enable the Split switch. Note: The MPX G2 is already set for the proper input level from the last test.

3. At the Left Main Output verify an output level reading between 27.06 to 24.94 dBu (17.5 to 14 Vrms).
4. Switch the cable from the Left Main Output to the Right Main output.
5. Verify an output level reading between 27.06 to 24.94 dBu (17.5 to 14 Vrms).

#### *Insert Return Inputs to Outputs with DSP On:*

The following tests verify the Inserts to Outputs with the DSP circuit engaged. The following parameter must be set up before testing.

#### Setup:

1. Press the System button until the display reads: System Select Development.
2. Press the Yes button once. The display reads: Devel Split. Off. Turn the knob CCW to Off 0.
3. Press the Yes button 2 times. The display reads: Devel Sum On 1. Turn the knob CCW to Off 0.
4. Press the Yes button once. The display reads: Devel DSP R Sw Nrm10. Verify that the Mix is set to Loop 1.
5. Press the Yes button once. The display reads: Devel DSP L Sw Nrm10. Verify that the Mix is set to Loop 1.
6. Press the Yes button once. The display reads: Devel Mix Switch. Verify that it is set to Off 0.
7. Press the Yes button 4 times. The display reads: Devel SpkSp. Verify that it is set to Byp 0.
8. Press the Yes button 4 times. The display reads: Devel SpkrSim.BP. Verify that Mix is set to Byp 0.
9. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Left Insert Return jack.
10. Connect an audio output cable from the Left Main 1/4 Output jack on the rear of the MPX G2 to the Distortion Analyzer.

#### Signal Level:

1. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
2. Verify an output level reading between 27.26 to 25.14 dBu (17.5 to 14 Vrms).
3. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify an output level reading between 27.26 to 25.14 dBu (17.5 to 14 Vrms).

#### Signal Level with Bypass Engaged:

1. Press the Bypass button on the front panel of the MPX G2.
2. Verify an output level reading at the Right Main Output between -64.94 to -120 dBu (439 to 1.3 uVRMS).
3. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
4. Move the cable from the Right Main Output jack to the Left Main Output Jack.
5. Verify an output level reading between -64.94 to -120 dBu (439 to 1.3 uVRMS).
6. Press the Bypass button on the front panel again to turn it back off.

#### Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

5. Move the cable from the Left Insert Return jack to the Right Insert Return jack.

6. Move the cable from the Left Main Output jack to the Right Main Output Jack.
7. Verify the output level reading is between 1.06 to -1.56 dBu (875 to 647 mVRMS) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

8. Enable the Lo pass filters on the analyzer (f30kHz or 20kHz).

Crosstalk Left/Right Measurements:

1. Move the cable from the Right Main Output Jack to the Left Main Output Jack.
2. Verify the crosstalk output level reading is between -62.94 to -120 dBu (552 to 1.2 uVRMS) at the following frequency settings.

20,000Hz	10,000Hz
997Hz	100Hz

3. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify the crosstalk output level reading is between -62.94 to -120 dBu (552 to 1.2 uVRMS) at the following frequency settings.

20,000Hz	10,000Hz
997Hz	100Hz

THD+N Measurement with Soft Sat On:

Because you have to leave the Development Row in this test to turn Soft Sat on, access to the Development Row will have to be recalled and the settings for the DSP will have to be reset. Please perform the following steps to insure proper set for this section of the test.

*Setup:*

1. Press the System button until the display reads: System select Development.
2. Turn the knob CCW until the display reads: System select Audio.
3. Press the Yes button once. The display reads: Audio Soft Sat Off. Turn the knob CW On.
4. Press the No button once to get back to the System Page. Select Audio.
5. The MPX G2 now has to be placed in a test program called Development. This will require several steps before the remaining settings for the Performance Section are set properly.
  - 5.1. Press the System button. The display reads: System select Audio.
  - 5.2. Turn the knob CW until the display reads: System select MIDI.
  - 5.3. Press the Yes button 4 times until the display reads: MIDI Ctl Send None = None.
  - 5.4. Press the Options button. The display reads: MIDI Reset Press YES.
  - 5.5. Press and hold the Effect 1 button until the display reads: Debug Mode then release.
  - 5.6. Press the Options button. The display reads: MIDI Ctl Send None=None.
  - 5.7. Press the No button 4 times until the display reads: System Select MIDI.
  - 5.8. Turn the knob CW until the display reads: System select Development. The Development Diagnostics Menu will now be available.
6. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Left Insert Return jack.
7. Connect an audio output cable from the Left Main 1/4 Output jack on the rear of the MPX G2 to the Distortion Analyzer.

**Check the following Parameters in the Development Row to insure settings are correct.**

1. Press the System button until the display will reads: System Select Development.
2. Press the Yes button once. The display reads: Devel Split. Off. Turn the knob CCW to Off 0.
3. Press the Yes button 2 times. The display reads: Devel Sum On 1. Turn the knob CCW to Off 0.



4. Press the Yes button once. The display reads: Devel DSP R Sw Nrm10. Verify that Mix is set to Loop 1.
5. Press the Yes button once. The display reads: Devel DSP L Sw Nrm10. Verify that Mix is set to Loop 1.
6. Press the Yes button once. The display reads: Devel Mix Switch. Verify that it is set to Off 0.
7. Press the Yes button 4 times. The display reads: Devel SpkSp. Verify that it is set to Byp 0.
8. Press the Yes button 4 times. The display reads: Devel SpkrSim.BP. Verify that Mix is set to Byp 0.

1. Set the Analyzer to measure THD+N.
2. Verify the output level readings for each of the input level settings in the table below.

Levels	Upper	Lower
(Vrms)	%	%
-15dBu (.14)	1.56	0.14
-14dBu (.15)	4.14	0.76
-13dBu (.17)	6.96	1.71
-12dBu (.19)	9.54	2.65
-11dBu (.21)	11.71	3.47

3. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify the output level readings for each of the input level settings in the table below.

Levels	Upper	Lower
(Vrms)	%	%
-15dBu (.14)	1.56	0.14
-14dBu (.15)	4.14	0.76
-13dBu (.17)	6.96	1.71
-12dBu (.19)	9.54	2.65
-11dBu (.21)	11.71	3.47

6. Set the Analyzer back to measure level.
7. At this time, in order to continue you will want to turn the Soft Sat back Off and reset the MPX G2 as described at the top of this test.

#### THD+N Measurement – Soft Sat OFF:

1. Apply a 1kHz-sinewave signal at -14dBu (155 mVRMS).
2. Set the Analyzer to measure THD+N.
3. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

4. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
5. Move the cable from the Right Main Output jack to the Left Main Output Jack.
6. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

7. Set the Analyzer back to measure level.

#### Signal To Noise Ratio:

1. Apply a 1kHz-sinewave signal at -10dBu (245 mVRMS).
2. Set the Analyzer for a 0dB reference (@ 1kHz).

3. Turn off the oscillator.
4. Verify an output level reading between -92.94 to -120.00 dBu (18 to 0.8 uVRMS).
5. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
6. Move the cable from the Left Main Output jack to the Right Main Output Jack.
7. Verify an output level reading between -92.94 to -120.00 dBu (18 to 0.8 uVRMS).
8. Turn the oscillator back on.

**Insert Return Inputs to Outputs with Speaker Sim On:**

This will test verify the Inserts to Outputs with the Speaker Sim circuit engaged. The following parameters must be set up before testing.

*Setup:*

1. Press the System button until the display reads: System Select Development.
2. Press the Yes button once. The display reads: Devel Split Off. Verify that it is set to Off.
3. Press the Yes button 2 times. The display reads: Devel Sum. Verify that it is set to Off.
4. Press the Yes button once. The display reads: Devel DSP R Sw Nrm10. Verify that it is set to Loop 1.
5. Press the Yes button once. The display reads: Devel DSP L Sw Nrm10. Verify that it is set to Loop 1.
6. Press the Yes button once. The display reads: Devel Mix Switch. Verify that it is set to Off 0.
7. Press the Yes button once. The display reads: Spkr Simulator. Turn the knob CW to On 1.
8. Press the Yes button 4 times. The display reads: Devel SpkSp. Turn the knob CW to On 1.
9. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Left Insert Return jack.
10. Connect an audio output cable from the Left Main 1/4 Output jack on the rear of the MPX G2 to the Distortion Analyzer.

*Signal Level:*

1. Apply a 1kHz-sinewave signal at -11dBu (218 mVRMS).
2. Verify an output level reading between 27.26 to 25.14 dBu (17.5 to 14 Vrms).
3. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify an output level reading between 27.26 to 25.14 dBu (17.5 to 14 Vrms).

*THD+N Measurement:*

1. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
2. Set the Analyzer to measure THD+N.
3. Verify an output THD+N reading is between (0.01 to 0.0007%).
4. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
5. Move the cable from the Right Main Output jack to the Left Main Output Jack.
6. Verify an output THD+N reading is between (0.01 to 0.0007%).
7. Set the Analyzer back to measure level.

*Signal To Noise Ratio:*

1. Apply a 1kHz-sinewave signal at -10dBu (245 mVRMS).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -89.94 to -120.00 dBu (24 to 0.8 uVRMS).
5. Move the cable from the Left Insert Return jack to the Right Insert Return jack.
6. Move the cable from the Left Main Output jack to the Right Main Output Jack.
7. Verify an output level reading between -89.94 to -120.00 dBu (24 to 0.8 uVRMS).
8. Turn the oscillator back on.

*Frequency Response Measurement set at 3.0K:*

1. Press the Yes button once. The display will read Devel SFreq. Turn the knob CCW to set this to 3.0k
2. Disable all Filters on the Distortion Analyzer.

3. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
4. Set the Analyzer for a 0dB reference.
5. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.030)	-28.47	(.020)	-32.59
16,000	(.080)	-19.32	(.050)	-23.44
12,000	(.40)	-6.73	(.20)	-10.85
10,000	(1.0)	2.40	(.60)	-1.72
4,000	(1.2)	4.09	(.80)	-0.03
2,000	(1.0)	2.56	(.65)	-1.56
997	(1.0)	2.06	(.60)	-2.06
250	(1.1)	3.28	(.70)	-0.85
100	(1.4)	5.05	(.20)	0.93
60	(.40)	-5.48	(.25)	-9.60
20	(.03)	-27.41	(.02)	-31.53

6. Move the cable from the Right Insert Return jack to the Left Insert Return jack.
7. Move the cable from the Right Main Output jack to the Left Main Output Jack.
8. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms) dBu	(Vrms) dBu	
20,000	(.030)	-28.47	(.020)	-32.59
16,000	(.080)	-19.32	(.050)	-23.44
12,000	(.40)	-6.73	(.20)	-10.85
10,000	(1.0)	2.40	(.60)	-1.72
4,000	(1.2)	4.09	(.80)	-0.03
2,000	(1.0)	2.56	(.65)	-1.56
997	(1.0)	2.06	(.60)	-2.06
250	(1.1)	3.28	(.70)	-0.85
100	(1.4)	5.05	(.20)	0.93
60	(.40)	-5.48	(.25)	-9.60
20	(.03)	-27.41	(.02)	-31.53

**Note: For the remaining tests in the Speaker Sim section, we will only be measuring the Left Output.**

*Frequency Response Measurement set at 3.0K and HPeak On:*

1. Press the Yes button 2 times. The display reads: Devel HPeak Off. Turn the knob CW to turn Peak On.
2. Disable all Filters on the Distortion Analyzer.
3. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
4. Set the Analyzer for a 0dB reference.

5. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(.50)	-63.86	(.30)	-67.98
16,000	(.001)	-57.63	(.60)	-61.75
12,000	(.003)	-47.49	(.002)	-51.61
10,000	(.007)	-40.65	(.004)	-44.77
4,000	(.60)	-2.19	(.40)	-6.31
2,000	(1.5)	6.50	(1.0)	2.38
997	(1.0)	2.06	(.60)	-2.06
250	(1.0)	2.19	(.60)	-1.93
100	(2.0)	7.50	(1.1)	3.38
60	(.40)	-6.67	(.20)	-10.79
20	(.030)	-28.49	(.020)	-32.61

*Frequency Response Measurement set at 3.0K, and Shelf On:*

1. Turn the knob CCW to turn the Devel HPeak Off.
2. Press the No button once. The display reads: Devel Shelf Off. Turn the knob CW to turn the Shelf circuit On.
3. Disable all Filters on the Distortion Analyzer.
4. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
5. Set the Analyzer for a 0dB reference.
6. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(007)	-41.06	(004)	-45.18
16,000	(020)	-32.61	(.010)	-36.73
12,000	(.070)	-21.31	(.040)	-25.43
10,000	(.15)	-13.56	(.10)	-17.68
4,000	(2.0)	7.97	(1.2)	3.85
2,000	(1.1)	3.14	(.70)	-0.98
997	(1.0)	2.06	(.60)	-2.06
250	(1.1)	3.17	(.70)	-0.95
100	(2.0)	8.44	(1.3)	4.32
60	(.40)	-5.63	(.25)	-9.75
20	(.030)	-27.44	(.020)	-31.56

*Frequency Response Measurement set at 3.0K, Shelf On and HPeak On :*

1. Press the Yes button once. The display reads: Devel HPeak Off. Turn the knob CW to turn Peak On.
2. Disable all Filters on the Distortion Analyzer.
3. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
4. Set the Analyzer for a 0dB reference.

5. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(.002)	-52.82	(.001)	-56.94
16,000	(.004)	-45.07	(.003)	-49.19
12,000	(.015)	-34.44	(.009)	-38.56
10,000	(.030)	-27.34	(.020)	-31.46
4,000	(2.5)	10.08	(1.5)	5.96
2,000	(1.3)	4.27	(.80)	0.15
997	(1.0)	2.06	(.60)	-2.06
250	(1.1)	2.83	(.70)	-1.29
100	(2.0)	8.09	(1.2)	3.97
60	(.40)	-5.98	(.25)	-10.10
20	(.030)	-27.80	(.020)	-31.92

*Frequency Response Measurement set at 4.2 K:*

1. Turn the knob CCW to turn the Devel HPeak Off.
2. Press the No button once. The display will read Devel Shelf On. Turn the knob CCW to set this to Off.
3. Press the No button once. The display reads: Devel SFreq 3.0k. Turn the knob CW to set the frequency to 4.2k.
4. Disable all Filters on the Distortion Analyzer.
5. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
6. Set the Analyzer for a 0dB reference.
7. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(.020)	-31.55	(.010)	-35.67
16,000	(.060)	-22.39	(.040)	-26.51
12,000	(.25)	-9.78	(.15)	-13.90
10,000	(.70)	-0.68	(.45)	-4.50
4,000	(1.0)	2.17	(.60)	-1.95
2,000	(.85)	0.64	(.50)	-3.48
997	(1.0)	2.06	(.60)	-2.06
250	(1.7)	6.95	(1.1)	2.83
100	(3.4)	12.81	(2.0)	8.69
60	(.70)	-1.21	(.40)	-5.33
20	(.055)	-23.03	(.035)	-27.15

*Frequency Response Measurement set at 5.8 K:*

1. Turn the knob CW to set the SFreq to 5.8k.
2. Disable all Filters on the Distortion Analyzer.
3. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
4. Set the Analyzer for a 0dB reference.

5. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(.020)	-32.55	(.010)	-35.67
16,000	(.045)	-24.76	(.030)	-28.88
12,000	(.15)	-14.98	(.085)	-19.10
10,000	(.25)	-9.41	(.015)	-13.53
4,000	(.75)	-0.31	(.50)	-4.43
2,000	(.80)	0.22	(.50)	-3.90
997	(1.0)	2.06	(.60)	-2.06
250	(1.8)	7.07	(1.1)	2.95
100	(3.4)	12.94	(2.1)	8.82
60	(.70)	-1.09	(.40)	-5.21
20	(.055)	-22.92	(.040)	-27.04

*Frequency Response Measurement set at 8.0 K:*

1. Turn the knob CW to set the SFreq to 8.0k.
2. Disable all Filters on the Distortion Analyzer.
3. Apply a 1kHz-sinewave signal at -17dBu (109 mVRMS).
4. Set the Analyzer for a 0dB reference.
5. Verify the output level reading is between at the following frequency settings.

Freq.	Upper		Lower	
	Hz	(Vrms)	dBu	(Vrms)
20,000	(.025)	-29.76	(.015)	-33.88
16,000	(.065)	-21.68	(.040)	-25.80
12,000	(.20)	-11.91	(.10)	-16.03
10,000	(.40)	-6.38	(.20)	-10.50
4,000	(1.8)	2.45	(.65)	-1.67
2,000	(1.0)	2.14	(.60)	-1.98
997	(1.0)	2.06	(.60)	-2.06
250	(1.2)	3.46	(.70)	-0.66
100	(2.1)	8.75	(1.3)	4.63
60	(.40)	-5.31	(.25)	-9.43
20	(.035)	-27.13	(.020)	-31.25

*Inputs to Outputs Post DSP:*

This test will verify the Input to Outputs with Post DSP. The following parameters must be set up before testing.

Setup:

1. On the front panel of the MPX G2 set the Low, Mid, and High Gain pots to 0.
2. Press the System button until the display reads: System Select Development.
3. Press the Yes button once. The display reads: Devel Split. Verify that it is set to Off 0.
4. Press the Yes button once. The display reads: Devel DSP Bypass On 1. Turn the Knob CW to set it to Byp 0.
5. Press the Yes button once. The display reads: Devel Sum. Verify that it is set to Off 0.
6. Press the Yes button once. The display reads: Devel DSP R Sw. Turn the Knob CCW to set it to Nrm10.

7. Press the Yes button once. The display reads: Devel DSP L Sw. Turn the Knob CCW to set it to Nrm10.
8. Press the Yes button once. The display reads: Devel Mix Switch. Verify that it is set to Off 0.
9. Press the Yes button 4 times. The display reads: Devel SpkSp On 1. Turn the knob CCW to set it to Byp 0.
10. Press the Yes button 4 times. The display reads: Devel SpkrSim BP. Turn the knob CCW to set it to Byp 0.
11. Press the Yes button 5 times. The display reads: Devel Bass. Verify that it is set to 0.
12. Press the Yes button once. The display reads: Devel Trebl. Verify that it is set to 0.
13. Press the Yes button 3 times. The display reads: Devel GTone. Turn the knob CCW to set it to Byp 0.
14. Press the Yes button 3 times. The display reads: Devel Gain. Turn the knob CCW to set it to Byp 0.
15. Press the Yes button 2 times. The display reads: Devel Send. Verify that it is set to Gn 0.
16. Connect an audio input cable between the Low Distortion Oscillator and the MPX G2 Rear Guitar Input jack.
17. Connect an audio output cable from the Left Main 1/4 Output jack on the rear of the MPX G2 to the Distortion Analyzer.

#### Signal Level:

1. Apply a 1kHz-sinewave signal at +1dBu (870 Vrms).
2. Verify an output level reading between 27.29 to 25.14 dBu (18 TO 14 Vrms).
3. Switch the cable from the Left Main Output jack to the Right Main Output jack.
4. Verify an output level reading between 27.29 to 25.14 dBu (18 TO 14 Vrms).

#### Frequency Response Measurement:

1. Disable all Filters on the Distortion Analyzer.
2. Apply a 1kHz-sinewave signal at +1dBu (870 mVRMS).
3. Set the Analyzer for a 0dB reference.
4. Verify the output level reading is between 2.06 to -3.06 dBu (1to .545 Vrms) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

5. Move the cable from the Right Main Output jack to the Left Main Output Jack.
6. Verify the output level reading is between 2.06 to -3.06 dBu (1to .545 Vrms) at the following frequency settings.

20,000Hz	16,000Hz	12,000Hz	10,000Hz
4,000Hz	2,000Hz	250Hz	100Hz
60Hz	20Hz		

#### THD+N Measurement:

1. Set the Analyzer to measure THD+N.
2. Enable the Lo pass filters on the analyzer (30kHz or 20kHz).
3. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

4. Switch the cable from the Left Main Output jack to the Right Main Output jack.
5. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

6. Set the Analyzer back to measure level.

Signal To Noise Ratio:

1. Apply a 1kHz-sinewave signal at +1.75dBu (.95Vrms).
2. Set the Analyzer for a 0dB reference (@ 1kHz).
3. Turn off the oscillator.
4. Verify an output level reading between -92.94 to -120.00 dBu (18.0 to 0.8 uVRMS).
5. Move the cable from the Right Main Output jack to the Left Main Output Jack.
6. Verify an output level reading between -92.94 to -120.00 dBu (18.0 to 0.8rms).
7. Turn the oscillator back on.

Signal Level with Insert Set to PreOut:

1. Press the No button 21 times. The display reads: Devel InsertType Left. Turn the knob CCW to set the MPX G2 for PreOut.
2. Apply a 1kHz-sinewave signal at +1dBu (870 mVRMS).
3. Verify an output level reading between 27.56 to -24.94 dBu (18.5 to .57 Vrms).
4. Move the cable from the Left Main Output jack to the Right Main Output Jack.
5. Verify an output level reading between 27.56 to -24.94 dBu (18.5 to .57 Vrms).

THD+N Measurement with Insert Set to Pre Out:

1. Set the Analyzer to measure THD+N.
2. Apply a 1kHz-sinewave signal at -1dBu (690 mVRMS).
3. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

4. Move the cable from the Right Main Output jack to the Left Main Output Jack.
5. Verify an output THD+N reading is between (0.01 to 0.0007%) at the following frequency settings.

20,000Hz	15,000Hz	10,000Hz	5,000Hz
3,000Hz	997Hz	100Hz	20Hz

Signal To Noise Ratio with DSP and GTone Circuit On:

1. Press the No button 5 times. The display reads: Devel DSP Bypass Byp 0. Turn the knob CW to set it to On 1.
2. Press the Yes button 21 times. The display reads: Devel GTone Byp 0. Turn the knob CW to set it to On 1.
3. Apply a 1kHz-sinewave signal at +2.2dBu (1 Vrms).
4. Set the Analyzer for a 0dB reference (@ 1kHz).
5. Turn off the oscillator.
6. Verify an output level reading between -92.94 to -120.00 dBu (18.0 to 0.8 uVRMS).
7. Move the cable from the Left Main Output jack to the Right Main Output Jack.
8. Verify an output level reading between -92.94 to -120.00 dBu (18.0 to 0.8 uVRMS).
9. Turn the oscillator back on.

*Input to Output Display Noise Test:*

Setup:

1. Turn the Gain knobs Lo, Mid, and Hi on the front panel to the following levels: Lo (0) Mid (+4) Hi (25).
2. Press the Edit button once. Next press the Gain button. It will start to flash and the display reads: Gain select Church.



3. Press the Yes button 5 times. The display will read Gain InLvl Level. The value under the Level will be flashing. Set it for (36).
4. Press the System button until the display reads: System select Development.
5. Press the Yes button twice. The display reads: Devel DSP Bypass. Turn the knob CCW to set this to Byp 0.
6. Press the Yes button 14 times. The display reads: Devel Feel. Verify that it is set to 0.
7. Press the Yes button once. The display reads: Devel Driver 0. Turn the knob CW to set its value to 30.
8. Press the Yes button twice. The display reads: Devel Bass 0. Turn the knob CW to set its value to +10.
9. Press the Yes button once. The display reads: Devel Trebl 0. Turn the knob CCW to set its value to -8.
10. Press the Yes button 3 times. The display reads: Devel GTone. Verify that it is set to On 1.
11. Press the Yes button once. The display reads: Devel FGood Out 0. Turn the knob CW to set the circuit In 1.
12. Press the Yes button 2 times. The display reads: Devel Gain. Verify that it is set to On 1.
13. Turn off the oscillator.
14. Verify an output level reading between -49.94 to -120 dBu (2.5 to 0.8 mVRMS).
15. Move the cable from the Right Main Output jack to the Left Main Output Jack.
16. Verify an output level reading between -49.94 to -120 dBu (2.5 to 0.8 mVRMS).
17. Turn the oscillator back on.

#### Input to Output Volume at (0) Test:

1. Apply a 1kHz-sinewave signal at -77 dBu (109 uVRMS).
2. Verify an output level reading between -34.94 to -37.06 dBu (14 to 11 mVRMS).
3. Move the cable from the Left Main Output jack to the Right Main Output Jack.
4. Verify an output level reading between -34.94 to -37.06 dBu (14 to 11 mVRMS).

#### Input to Output Volume at (-64) Test:

1. Press the Edit button. The display reads: Edit Select Mix.
2. Press the Gain button. The display reads: Gain Select Crunch.
3. Press the Yes button 4 times. The display reads: Gain InLvl Level with the value under InLvl flashing. Turn the knob CCW for a level setting of -64.
4. Verify an output level reading between -65 to -95 dBu (436 to 014 uVRMS).
5. Move the cable from the Right Main Output jack to the Left Main Output Jack.
6. Verify an output level reading between -65 to -95 dBu (436 to 014 uVRMS).

### *Midi Functionality*

This test will quickly verify that the MPX G2 MIDI circuitry transmits and receives MIDI data. A more thorough test of the Midi circuitry can be found in the Troubleshooting section of this manual.

1. Connect one end of a Midi cable to the MPX G2 Midi Out jack and the other end to the MPX G2 Remote/In jack.
2. Press and hold the Edit button while powering up the MPX G2.
3. Release the Edit button when the display reads the following.

Diags: Test  
    < Function Tests

4. Turn the front panel knob CW until the display reads.

Diags: Tests  
    < MIDI

5. Press the Store button ( which should be flashing ).
6. If the test passes, the display will read



Switch test  
Hold < to Exit

6. At this point the same approach is used for the Footswitches except that 'Held' is not displayed. When the left footswitch is pressed, the display reads:

Foot SW 2 Ring  
Pressed

7. When the left footswitch is released the display reads:

Foot SW 2 Ring  
Released

8. Press the right footswitch. The display will now read:

Foot SW 1 Tip  
Pressed

9. When the right footswitch is released the display reads:

Foot SW 1 Tip  
Released

10. To Exit test press and hold the < button.

### *Listening /QC*

#### Required Equipment

Guitar  
Guitar cable  
Stereo headphones

#### Setup

1. Connect the Guitar to the front panel Guitar jack with the Guitar cable.
2. Connect the stereo headphones to the headphones jack on the back of the MPX G2.
3. Set the Output Level Pot fully CCW.
4. Set the Input Level Pot fully CW.
5. Power up the MPX G2. Turn the front panel knob to select and load Program # 219 Stand Alone Only InfiniteEcho.

#### Verify Clean Audio

Program #219 involves all the effects available in the MPX G2; therefore it is the best program to listen to in order to hear unwanted artifacts that may be present in the unit when troubleshooting an audio problem. Without input, this program will generate audio due to the nature of its structure. To complete the audio path for clean processing plugging in a guitar and playing a few notes will be required. In this test you will hear the MPX G2's own generated audio and the audio from the guitar together.

1. Put on the stereo headphones.
2. Slowly increase the Output Level Pot until it is at a comfortable listening level.
3. Adjust the Input Level Pot over its entire range, and verify that no pops, clicks, or scratchiness is heard when turning the pot.

4. Set the Input Level Pot to the 12:00 position.
5. Adjust the Output Level Pot over its entire range, and verify that no pops, clicks, or scratchiness is heard when turning the pot.
6. Set the Output Level Pot back to a comfortable listening level.
7. With the Guitar play a few notes and listen to how they are processed through the unit
8. Listen for any pops, clicks, or distortion in the audio.
9. Set the Output Level Pot fully CCW.

#### Shock Test

1. Lift one corner of the MPX G2 four inches off the work surface and drop.
2. Verify that no audio or display intermittence is caused by this action.
3. Repeat for each of the remaining three corners of the unit.

Note: Keep one corner of the unit touching the work surface at all times to prevent damage to the unit.

## Lexicon Audio Precision ATE Summary

This chart represents a summary of test Audio Precision test settings and parameters used by Lexicon Manufacturing in production testing of all MPX G2 product. This is provided as a reference and supplement to bench test settings found in the proof of performance in this manual.

Test Description	Sweep	Left	Right	Freq.	Bal/Unbal	Gnd/Fit	Level	Measure	Reading	Upper	Lower	Filtr	Imp.	Band
<b>Input To Send Files</b>														
<b>BYPASS</b>														
Input to Send Output at 0 out in Bypass 0.5dBu In	NONE	0.5dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-1.2	-0.64	-1.76	OFF	100K	22-22K
Input to Send Output at 18 out in Bypass 0.5dBu In	NONE	0.5dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	16.8	17.36	16.24	OFF	100K	22-22K
Input to Send Output Relay +1dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-----	1.56	-0.44	OFF	100K	22-22K
Input to Send Output at 18 out in Bypass 600 Ohn 0.5dBu In	NONE	0.5dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	10.8	11.36	9.24	OFF	100K	22-22K
Input to Send Frequency Response in Bypass +1dBu In	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Input to Send THD+N in Bypass +1dBu In	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.4/4.0	0.0007	OFF	100K	22-22K
Input to Send SNR in Bypass +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-99.94	-120	OFF	100K	22-22K
Input to Noise Gate On	NONE	-24dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-----	-39.94	-100	OFF	100K	22-22K
Input to Noise Gate Off	NONE	-16.5dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	0	1.06	-1.06	OFF	100K	22-22K
<b>TONE ON</b>														
Input to Send Output w/Tone Enabled 0.5dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	16.8	17.36	16.24	OFF	100K	22-22K
Input to Send THD+N w/Tone Enabled +1dBu In	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.65/2.5	0.0007	OFF	100K	22-22K
Input to Send SNR w/Tone Enabled +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-96.94	-120	OFF	100K	22-22K
Input to Send Flat Freq Response Tone Enabled -15.5dBu In	FREQ	-15dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Input to Send Low Cut Freq Resp Tone Enabled -15.5dBu In	FREQ	-15dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Low Boost Freq Resp Tone Enabled -15.5dBu In	FREQ	-15dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Mid Cut Freq Resp Tone Enabled -15.5dBu In	FREQ	-15dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Mid Boost Freq Resp Tone Enabled -15.5dBu In	FREQ	-15dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Hi Boost Freq Resp Tone Enabled -30.5dBu In	FREQ	-30dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
<b>DSP ON</b>														
Input to Send Output Pre DSP Enabled 0.5dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	12.2	12.76	11.64	OFF	100K	22-22K
Input to Send Freq Resp Pre DSP Enabled +1dBu In	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Input to Send Freq Resp Pre DSP & Tone Enabled +1dBu In	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Input to Send THD+N Pre DSP Enabled +1dBu In	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.4/4.0	0.0007	OFF	100K	22-22K
Input to Send Soft Sat THD+N Pre DSP Enabled	I-SSATDS	-4dBu	OFF	-3 to +1	UNBAL	FLOAT	%	THD+N	-----	.6 to 7.6	-1-6.6	OFF	100K	22-22K
Input to Send SNR Pre DSP Enabled +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-94.94	-120	OFF	100K	22-22K

<b>DYNAMIC GAIN ON</b>														
Input to Send Output Dynamic Gain -5dBu In	NONE	-5dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	10.7	11.76	9.64	OFF	100K	22-22K
Input to Send Output Dynamic Gain Drive=60 -70dBu In/R	NONE	-70dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	3.34	4.4	2.2	OFF	100K	22-22K
Input to Send Output Dynamic Gain. GainVol= -60, -10dBu In	NONE	-10dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-54.4	-53.34	-55.46	OFF	100K	22-22K
Input To Send +Feel Good Test	NONE	-6dBu	OFF	997 brst	UNBAL	FLOAT	dBu	LEVEL	-----	-30to6.5	-999to4.5	OFF	100K	22.22K
Input To Send -Feel Good Test	NONE	-6dBu	OFF	997 brst	UNBAL	FLOAT	dBu	LEVEL	-----	-30to6.5	-999to4.5	OFF	100K	22-22K
Input to Send Flat Freq Response Dynamic Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	-----	-----	OFF	100K	10-500K
Input to Send Low Cut Max Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Hi Cut Max Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	1.56	-1.56	OFF	100K	10-500K
Input to Send Treble Boost Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	2.06	-2.06	OFF	100K	10-500K
Input to Send Treble Cut Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
Input to Send Bass Boost Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	1.31	-1.31	OFF	100K	10-500K
Input to Send Bass Cut Freq Resp Dyn Gain -20.5dBu In	FREQ	-20dBu	OFF	20-20K	UNBAL	FLOAT	dBu	LEVEL	-----	1.31	-1.31	OFF	100K	10-500K
Input to Send THD+N w/Dynamic Gain Enabled -10dBu In	THD+N	-10dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.4/4.0	0.0007	OFF	100K	22-22K
Input to Send SNR Dynamic Gain Enabled +2.2dBu In	NONE	-4dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-95.94	-120	OFF	100K	22-22K
Input to Send SNR Dyn Gain, Tone & DSP Enabled +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-89.94	-120	OFF	100K	22-22K
Input to Send SNR Noise Gate On, No Input	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-119.94	-140	OFF	100K	22-22K
<b>CLEAN + ON</b>														
Input to Send Output w/Clean+ Enabled 0.5dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	16.8	17.36	16.24	OFF	100K	22-22K
Input to Send Frequency Response w/Clean+ Enabled	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Input to Send THD+N w/Clean+ Enabled	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.4/4.0	0.0007	OFF	100K	22-22K
Input to Send SNR w/Clean+ Enabled +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-104.94	-120	OFF	100K	22-22K
<b>Insert Return Inputs To Outputs</b>														
<b>MIX ON</b>														
Insert Returns to Output Level -11dBu In Mix On	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBu	LEVEL	26	27.06	24.94	OFF	100K	22-22K
Insert Returns to Output Level Into 600 Ohms -11dBu In Mix On	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBu	LEVEL	16.8	17.86	15.74	OFF	100K	22-22K
L.Insert Return to L Output Freq Resp -11dBu In Mix On	FREQ	-11dBu	-----	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
R.Insert Return to R Output Freq Resp -11dBu In Mix On	FREQ	-----	-11dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Insert Returns to Output Xtalk -11dBu In Mix On	XTALK	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	dB	LEVEL	-----	-62.94	-120	OFF	100K	22-22K
L.Insert Return to L. Out THD+N -11dBu In Mix On	THD+N	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.01	0.0001	OFF	100K	22-22K
R.Insert Return to R. Out THD+N -11dBu In Mix On	THD+N	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	%	THD+N	-----	0.01	0.0001	OFF	100K	22-22K
L.Insert Return to L Output SNR Mix On -10dBu In	NONE	-10dBu	-----	997	UNBAL	FLOAT	dBr	LEVEL	-----	-82.94	-120	OFF	100K	22-22K
R.Insert Return to R Output SNR Mix On -10dBu In	NONE	-----	-10dBu	997	UNBAL	FLOAT	dBr	LEVEL	-----	-82.94	-120	OFF	100K	22-22K
<b>Test Description</b>	<b>Sweep</b>	<b>Left</b>	<b>Right</b>	<b>Freq.</b>	<b>Bal/Unbal</b>	<b>Gnd/Fit</b>	<b>Level</b>	<b>Measur e</b>	<b>Readin g</b>	<b>Upper</b>	<b>Lower</b>	<b>Fitr</b>	<b>Imp.</b>	<b>Band</b>

<b>SUM SW ON</b>														
R. Insert Return to Outputs -10dBu In Sum Switch On	NONE	-10dBu	-10dBu	997	UNBAL	FLOAT	dBu	LEVEL	26	27.06	24.94	OFF	100K	22-22K
<b>SPLIT SW ON</b>														
R. Insert Return to Outputs -10dBu In Split Switch On	NONE	-10dBu	-10dBu	997	UNBAL	FLOAT	dBu	LEVEL	26	27.06	24.94	OFF	100K	22-22K
<b>POST DSP</b>														
Insert Returns to Output Level Post DSP -11dBu In	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBu	LEVEL	26.2	27.26	25.14	OFF	100K	22-22K
Insert Returns to Output Mute Post DSP -11dBu In	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBu	LEVEL	-----	-64.94	-120	OFF	100K	22-22K
L.Insert Return to L Output Frequency Response -11dBu In Post DSP	FREQ	-11dBu	-----	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
R. Insert Return to R Output Frequency Response -11dBu In Post DSP	FREQ	-----	-11dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	1.06	-1.56	OFF	100K	10-500K
Insert Returns to Output Crosstalk Post -11dBu In Post DSP	XTALK	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	dB	LEVEL	-----	-62.94	-120	OFF	100K	22-22K
Insert Returns to Output Soft Sat THD+N -15 to -11 dBu In Post DSP	SOFT_S AT	-15dBu	-15dBu	-26	UNBAL	FLOAT	%	THD+N	-----	1.2 8.5	-16-6	OFF	100K	22-22K
L. Insert Return to L. Output THD+N+N -14dBu In Post DSP	THD+N	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	%	THD+N	-----	.01-.02	0.0007	OFF	100K	22-22K
R. Insert Return to R. Output THD+N+N -14dBu In Post DSP	THD+N	-11dBu	-11dBu	20-20K	UNBAL	FLOAT	%	THD+N	-----	.01-.02	0.0007	OFF	100K	22-22K
L. Insert Return to L Output SNR -10dBu In Post DSP	NONE	-10dBu	-10dBu	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
R. Insert Return to R Output SNR -10dBu In Post DSP	NONE	-10dBu	-10dBu	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
<b>SPEAKER SIM</b>														
Insert Return to Output Level w/Post DSP Speaker Simulator -11dBu In	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBu	LEVEL	26.2	27.26	25.14	OFF	100K	22-22K
L. Insert Return to Output THD+N w/Post DSP Speaker Simulator -17dBu In	NONE	-17dBu	-17dBu	997	UNBAL	FLOAT	%	THD+N	-----	0.01	0.0007	OFF	100K	22-22K
L.Insert Return to Output L. SNR Post DSP Speaker Simulator -11dBu In	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBr	LEVEL	-----	-89.94	-120	OFF	100K	22-22K
L.Insert Return to Output R. SNR Post DSP Speaker Simulator -11dBu In	NONE	-11dBu	-11dBu	997	UNBAL	FLOAT	dBr	LEVEL	-----	-89.94	-120	OFF	100K	22-22K
L.Insert Return to L Out Freq Resp Post DSP Spk Sim. 3.0K -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
R..Insert Return to R Out Frq Resp Post DSP Spk Sim. 3.0K -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
L.Insrt Return to L Out Frq Rsp Post DSP Spk Sim. 3.0K Pk -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
L. Insert Return to L Out Frq Rsp Post DSP Spk Sim. 3.0K Shelf -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
L.Insert Return to L Out Frq Rsp Post DSP Spk Sim. 4.2K -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
L.Insert Return to L Out Frq Rsp Post DSP Spk Sim. 5.8K -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K
L.Insert Return to L Out Frq Rsp Post DSP Spk Sim. 8.0K -17dBu In	FREQ	-17dBu	-17dBu	20-20K	UNBAL	FLOAT	dBr	LEVEL	-----	1.06	-1.06	OFF	100K	10-500K

Input To Outputs														
POST DSP														
Test Description	Sweep	Left	Right	Freq.	Bal/Unbal	Gnd/Flt	Level	Measure	Reading	Upper	Lower	Filter	Imp.	Band
Input to Output Level Post DSP +1dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	26.2	27.26	25.14	OFF	100K	22-22K
Input to L. Output Frequency Response Post DSP +1dBu In	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	2.06	-3.06	OFF	100K	10-500K
Input to R Output Frequency Response Post DSP +1dBu In	FREQ	+1dBu	OFF	20-20K	UNBAL	FLOAT	dBr	LEVEL	0	2.06	-3.06	OFF	100K	10-500K
Input to L. Output THD+N Post DSP +1dBu In	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	.01-.02	0.0007	OFF	100K	22-22K
Input to R. Output THD+N Post DSP +1dBu In	THD+N	+1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	.01-.02	0.0007	OFF	100K	22-22K
Input to L. Output SNR Post DSP +1.75dBu In	NONE	+1.75dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
Input to R Output SNR Post DSP +1.75dBu In	NONE	+1.75dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
Input to Output Level Pre-Out Enabled +1dBu In	NONE	+1dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	26.25	27.56	-24.94	OFF	100K	22-22K
Input to Output Level THD+N Pre-Out Enabled +1dBu In	THD+N	-1dBu	OFF	20-20K	UNBAL	FLOAT	%	THD+N	-----	.01-.02	0.0007	OFF	100K	22-22K
Input to L. Out SNR DSP, Gain & Tone +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
Input to R. Out SNR DSP, Gain & Tone +2.2dBu In	NONE	+2.2dBu	OFF	997	UNBAL	FLOAT	dBr	LEVEL	-----	-92.94	-120	OFF	100K	22-22K
Input To Output Display Noise Test	NONE	OFF	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-----	-49.94	-120	OFF	100K	22-22K
Input To Send Input Volume Test (0) Test	NONE	-77dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-----	-34.94	-37.06	OFF	100K	22-22k
Input To Send Input Volume Test (-64) Test	NONE	-77dBu	OFF	997	UNBAL	FLOAT	dBu	LEVEL	-----	-65	-95	OFF	100K	22-22k



## Chapter 5 Troubleshooting

Check the Lexicon web site for the latest software and information:

<http://www.lexicon.com>

The Lexicon Support Knowledgebase:

<http://www.lexicon.com/kbase/index.asp>

### ***Diagnostics***

The MPX G2 contains three types of diagnostics: Power On Diagnostics, Extended Diagnostics, and Emergency Diagnostics. Each of these will be described in this chapter.

#### **Power On Diagnostics:**

On normal power up, the MPX G2 will automatically execute a set of tests, which comprise the Power On Diagnostics. As the test sequence begins, all LEDs will turn on for approximately two seconds. During the execution of the Power On Diagnostics, the code numbers of the tests in the diagnostics will be displayed momentarily on the rightmost 7-segment display on the front panel. The titles to each code number are shown in the table below. On a successful completion of the tests, the display will cycle to the state it was in when the MPX G2 was last powered off.

#### **Error Indication:**

If any of the Power On Diagnostics tests fail, an error message will be displayed on the front panel as shown in the example below:

**E 4**

The Error **E 4** in this example indicates the MPX G2 Lexichip WCS test has failed. Information about the failure will be stored in an error log file in the SRAM for future analysis. More information on the error log file will follow in this chapter. At this time, due to the failure, the MPX G2 will stop executing the Power On Diagnostics. However you can continue the tests by pressing the Program button on the front panel. The sequence of the tests and the corresponding codes are as follows:

<b>Error #</b>	<b>Test</b>
<b>NA</b>	<b>FPGA Test</b>
<b>NA</b>	<b>Z80 CPU Test</b>
<b>1</b>	<b>ROM Checksum Test</b>
<b>2</b>	<b>Stack RAM Test</b>
<b>3</b>	<b>ADSP2186 Test</b>
<b>4</b>	<b>WCS Test</b>
<b>5</b>	<b>Lo SRAM Test</b>
<b>6</b>	<b>Lex-2186 Test</b>
<b>7</b>	<b>Sample Rate Test</b>
<b>8</b>	<b>Digipot Test</b>

## Test Descriptions:

### *FPGA Test:*

This test verifies that the address and data lines are functional. If this test passes, the DONE signal line on U85 pin 55 will go high causing RESET1/ signal to go high allowing the Z80 (U90) to boot.

In the event of a failure, the CPU will not be able to display any messages. The MPX G2 will not function and service will be needed.

### *Z80 CPU Test:*

This test checks for stuck CPU register bits. The Z80 (U90) passes a value through its internal registers, then reads the value back to verify the data sent matches the data it received. In the event of a failure, the CPU will not be able to display any messages. The MPX G2 will not function and service will be needed.

### **1**      *ROM Checksum Test:*

The ROM Checksum, which is a byte size value, is located in the last location of Bank 0. The test adds the entire ROM (U93) including the Checksum byte, expecting 0 as the result.

Before the test is executed, a **1** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, a **E** is then displayed in the leftmost 7-segment display along with the **1** on the MPX G2 indicating an Error **E 1** has occurred.

If an error occurs, there are two options:

    Press the Program Button on the front panel to continue the Power On Diagnostics sequence.

    or

    Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

### **2**      *Stack RAM Test:*

This test checks a portion of the volatile area of the Z80 SRAM (U89) (address 6000-67FF). It verifies that this portion of the SRAM is available as a temporary storage location for diagnostic tests.

Before the test is executed, a **2** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, **E** is then displayed in the leftmost 7-segment display along with the **2**, indicating an Error **E 2** has occurred.

At this time you will have the option to press the Program Button on the front panel to continue the Power On Diagnostics sequence`

### **3**      *ADSP2186 Test:*

This test verifies that the Lexichip Crystal Oscillator Y1 is working. It does this by reading the generated frequencies and making sure they are within tolerance (22.1MHz - 23.1MHz).

Before the test is executed, a **3** is displayed in the rightmost 7-segment display on the MPX G2. If a failure occurs, an **E** is then displayed in the leftmost 7-segment display along with the **3** on the MPX G2, indicating an Error **E 3** has occurred.

If an error occurs, there are two options:

    Press the Program Button on the front panel to continue the Power On Diagnostics sequence.

    or

Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

#### 4 *WCS Test:*

This test verifies the program memory space of the Lexichip-2 (U85) is working. The memory space is first filled with the value 55 hex (1010 1010 binary), and then each memory location is read back to see if it contains the 55hex value. If 55 hex is read back, the memory is then filled with AA hex (1010 1010 binary) and the test is repeated. It is then filled with 0's and repeated again. Upon completion, an address test verifies all address lines are active and the memory is filled with 0's.

Before the test is executed, a **4** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, an **E** is then displayed in the leftmost 7-segment display along with the **4** on the MPX G2, indicating an Error **E 4** has occurred.

If an error occurs, there are two options:

Press the Program Button on the front panel to continue the Power On Diagnostics sequence.

or

Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

#### 5 *2186 SRAM Test:*

This test will verify the memory spaces of the ADSP2186 (U88) and SRAM (U89). The memory space is first filled with the value 55 hex ( 1010 1010 binary ), then each memory location is read back to see if it contains the 55hex. If 55 hex is read back, the memory is then filled with AA hex (1010 1010 binary) and the test is repeated, it is then filled with 0's and repeated again. On it completion an address test verifies all address lines are active and the memory is filled with 0's. The address range for this test is 2000-27FF.

Before the test is executed, a **5** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, an **E** is then displayed in the leftmost 7-segment display along with the **5** on the MPX G2, indicating an Error **E 5** has occurred. The display will also read the following:

##### **2186 SRAM Test Failed**

If an error occurs, there are two options:

Press the Program Button on the front panel to continue the Power On Diagnostics sequence.

or

Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

#### 6 *Lex-2186 Test:*

This test will verify that the serial audio communication between the ADSP2186 U88 and the Lexichip U85 is working. The ADSP2186 sends a value to the Lexichip then reads the value back and then verifies the data it sent is what it received back. The Lexichip is loaded with an I/O program that feeds the value it receives back to the ADSP2186 unprocessed.

Before the test is executed, a **6** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, an **E** is then displayed in the leftmost 7-segment display along with the **6** on the MPX G2, indicating an Error **E 6** has occurred. The display will also read the following:

##### **Lex-2186 Test Failed**

If an error occurs, there are two options:

Press the Program Button on the front panel to continue the Power On Diagnostics sequence.  
 or  
 Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

**7 Sample Rate Test:**

This test verifies the relative frequencies of the DSP's (ADSP2186) master clock crystal Y2 and the sample rate (44.1kHz). The range of the frequency is read and must be between 44.078k to 44.124kHz. When the DSP counts the samples the range must be between (22663 and 22687ns)

Before the test is executed, a **7** is displayed in the rightmost 7-segment display on the MPX G2.

If a failure occurs, **E** is then displayed in the leftmost 7-segment display along with the **7**, indicating an Error **E 7** has occurred. The display will also read the following:

**SRATE Test  
 Failed**

If an error occurs, there are two options:

Press the Program Button on the front panel to continue the Power On Diagnostics sequence.  
 or  
 Press the Store Button, which will start a walking 1's pattern that is applied to the Address and Data busses of the CPU to help in troubleshooting the problem.

**8 Digipot Test:**

This test will verify that one section of the 18 Digipots are working. The digipots are tested more thoroughly during Audio Precision testing. In this test, the ASDP2186 sends data to the Digipots and verifies the data received is the same as the data sent. There are 2 Digipots per package for a total of 9 components.

During the test, the ADSP2186 sends 3 signals to the Digipots. Digipot\_Clk, Digipot\_Data and Digipot\_Rst. The Digipot\_Clk and Digipot\_Rst signals are sent to the Digipots in parallel. The Digipot\_Data signal is sent to the Digipots serially. For example, the data input (pin 12) of Digipot U14 is connected to the Digipot\_Data signal. The data output signal of U14 (pin 2 COUT) is named DP\_DATA1. This signal is connected to the data input (pin 12) of Digipot U13. The data output signal of U13 (pin 2) is named DP\_DATA2 and so on.

The following is a table that describes the order in which the Digipots are tested along with the Data Input and Data Output signal names.

Digipot IC	Data_Input Name	Data_Output Name	Schmatic Page Number
U14	DIGIPOT_DATA	DP_DATA1	11 & 12
U13	DP_DATA1	DP_DATA2	11
U12	DP_DATA2	DP_DATA3	11
U31	DP_DATA3	DP_DATA4	10
U41	DP_DATA4	DP_DATA5	10
U42	DP_DATA5	DP_DATA6	8
U43	DP_DATA6	DP_DATA7	8
U44	DP_DATA7	DP_DATA8	9
U3	DP_DATA8	DIGIPOT_FB*	17

\* This is the last data output in the chain. It has a -2.5VDC offset. The offset is removed by Q13 and it's associated circuit. The signal name becomes DP\_FBK and this signal reports back to the ADSP2186 to verify the data is correct.

Due to the nature of the Digipots and the way they are tested, the diagnostics are unable to detect which Digipot is bad because they are tested serially. If the test fails, verify all 3 signals are present at the Digipots. Trace the DP\_DATA path signals. If there's a bad, shorted or missing DP\_DATA signal, the DP\_FBK signal won't report the correct data to the ADSP2186.

### **Functional Tests / Extended Diagnostics**

These diagnostics are provided to verify specific MPX G2 functions.

To enter the Functional Tests / Extended Diagnostics, power on the unit while pressing down and holding down the Edit button. When the display reads **Lexicon** release the edit button. After 5 seconds the display reads:

**Diags: Tests**  
**< Function Tests**

At this point you are placed at the top of the Functional Tests Menu. Turning the Encoder CW will allow you to access and select all the test available in this Menu. Below is a list of those tests:

**Switch\***  
**Pot**  
**LED\***  
**Display Char\***  
**Display Block\***  
**Auto Execution**  
**Burn-in Loop**  
**Footpedal**  
**MIDI**  
**DRAM**  
**WCS**  
**SRAM**  
**ROM Checksum**  
**2186 SRAM**  
**2186-Lex**  
**Sample Rate**  
**Digipot**

Once the test is displayed, the STORE LED will flash about once every second. The STORE button must be pressed to execute the test. When a test is executed, the STORE LED will go off. When the test is finished, the STORE LED will start flashing again.

\* When running the Switch, LED, Display Char & Display Block Tests, the **NO<** button must be pressed and held for about ½ second to exit the tests.

Pressing the **NO<** button in Function Tests mode displays a message that will then take you to the Extended Diagnostics Menu. The display reads:

**Diags: Top Level**  
**Tests >**

At this point you are placed at the top of the Top Level Menu which consists of 6 sub-menus. Turning the Encoder CW will allow you to access these 6 sub-menus available in this menu. Below is a list of those menus:

**Exit Diags**  
**Scope Diags**

**SoftwareErrLog**  
**Clear Err Log**  
**2186 Tools**  
**View Alg Num**

When the desired menu is displayed, pressing the **>YES** button will enter the menu item. To exit the menu item and return to the Top Level Menu, press the **NO<** button.

### ***Functional Test Descriptions***

To enter the Functional Tests / Extended Diagnostics, power on the unit while pressing down and holding down the Edit button. When the display reads **Lexicon** release the edit button. After 5 seconds the display reads:

**Diags: Tests**  
**< Function Tests**

#### **Switch Test:**

The Switch Test will verify the operation of the ENCODER, Front Panel Buttons, Footswitches \*, & Left and Right Insert Returns Jacks on the back of the MPX G2.

\*A Lexicon Dual Momentary Footswitch (Lexicon P/N 750-09277) is connected to the ¼" phone jack on the rear panel of the MPX G2 labeled "Footswitch". The left footswitch is labeled "RING" and right is labeled "TIP". A ¼" Phone Plug is used for testing the Insert Return Jacks.

Turning the Encoder once CW will select the Switch test. When the test is selected, the display will read the following:

**Diags: Tests**  
**< Switch**

When the STORE button is pressed to execute the test, the display will read the following:

**Switch Test**  
**Hold < to exit**

No Front Panel LEDs are lit.

All Front Panel Buttons, Footswitches, Encoder and Insert Return Jacks are active for testing.

#### ***Front Panel Switches:***

When any of the 19 front panel switches are pressed, the top half of the display will indicate the name of the switch and the bottom half of the display will read "Pressed". See example below:

**Gain Button**  
**Pressed**

When button is released, the bottom half of the display will read "Released". See example below:

**Gain Button**  
**Released**

When a front panel switch is held down for more than 1/2 second, the bottom display will read "Held" instead of "Pressed". See example below:

**Gain Button  
Held**

Note: When the **NO<** button is held for more than 1/2 second the test will exit and display the following:

**Diags: Tests  
< Switch**

*Footswitches:*

For this test a Lexicon Dual Momentary Footswitch (Lexicon P/N 750-09277), or equivalent, must be inserted into the Footswitch ¼ jack on the back of the MPX G2

The same approach is used for the Footswitches except that Held is not displayed when a footswitch is held down for more than ½ second. When the left footswitch is pressed, the display reads:

**Foot SW 1 Ring  
Pressed**

When the left footswitch is released the display reads:

**Foot SW 1 Ring  
Released**

Press the right footswitch, the display will now read:

**Foot SW 2 Tip  
Pressed**

When the right footswitch is released the display reads:

**Foot SW 2 Tip  
Released**

*Insert Return Jacks:*

Insert a ¼" Phone Plug to the Left Insert Return Jack on the back of the MPX G2, the display reads:

**Left Insert  
Inserted**

When the ¼" Phone Plug is removed from the Left Insert Return Jack, the display reads:

**Left Insert  
Removed**

Next insert the ¼" Phone Plug to the Right Insert Return Jack on the back of the MPX G2, the display reads:

**Right Insert  
Inserted**

When the ¼" Phone Plug is removed from the Right Insert Return Jack, the display reads:

**Right Insert  
Removed**

*Encoder:*

The Encoder Test verifies the operation of the Encoder including direction and its 36 positions. It's designed so if there is a bad position on the Encoder, the display will never indicate a "Passed" message. This is achieved by having the accumulator value reset to 0 if a switch position is bad or if the Encoder is turned in the opposite direction during the test. Therefore, the accumulator will never see the expected value of 36 so the program wouldn't be able to perform the next task.

When the Encoder is being tested, the top half of the display will indicate the Encoder direction. The test requires the CW direction to be tested first.

When the ENCODER is being turned CW the display reads:

**Encoder <> CW**  
 Accumulator Value -----5   **CW Test**  
 In this example, the Encoder was turned 5 positions CW.

After the ENCODER is turn 1 revolution CW (covering all 36 positions) the display reads:

**Encoder <> CW**  
**0   CCW Test**

The bottom half of the display (CCW Test) indicates the CCW test is ready to be executed. When the ENCODER is being turned CCW, the display will read

**Encoder <> CCW**  
 Accumulator Value -----3   **CCW Test**  
 In this example, the Encoder was turned 3 positions CCW.

After the ENCODER is turn 1 revolution CCW (covering all 36 positions) the display will then read:

**Encoder <> CCW**  
**Encoder Passed**

Pressing and holding the **NO<** button for about ½ second will exit the test.

**Front Panel Pots**

This test verifies the functionality of the Low, Mid, High and Output pots on the Front Panel of the MPX G2. They are connected to Digipots (digitally read potentiometers) on the main board. Therefore, they are read digitally. The Low pot is connected to U42, the Mid pot is connected to U44, the High pot is connected to U43 and the Output pot is connected to U3.

**Note: Prior to running this test, turn the pots fully CW.**

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**<           Pot**

Next press the STORE button and release, the display will read the following approximately 2 seconds after the release of the STORE button.

**Tone Pot test**  
**Turn a pot**



When the pot labeled Low gets initially turned CCW, the display reads:

**Low Pot:  
Turn CCW: 62\***

\* 62 indicates the position of the pot under test and this value can range from 0-63. Turn the pot fully-CCW and the display will then read:

**Low Pot:  
Turn Fully CW**

After this pot is turned fully CW, the display reads:

**Low Pot:  
Pot Complete**

Testing the Mid, High and Output Pots will display the same message on the lower half of the display as shown above. When the last pot is fully tested the bottom half of the display reads:

**Output pot:  
Test Complete**

To exit the test, press and hold down the **NO<** button (for about 3 seconds) until the display reads:

**Diags: Tests  
< Pot**

## LED Test

This test will verify that all of the 44 LEDs are working properly.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests  
< LED**

Next press the STORE button and release, the display will read the following:

**LED Test CW/CCW  
Hold < to exit**

All Front (44) Panel LEDs should be lit at this time. The Encoder is active for testing the LEDs. When the Encoder is turned 1 position CW, the Gain LED will only be lit. By continuing to turn the ENCODER knob CW, each LED will light individually in a sequential manner each time the Encoder is turned.

After the last LED is tested, turning the Encoder 1 more position CW will allow no LEDs to be lit.

To exit the test, press and hold down the **NO<** button (for about ½ second) until the display reads:

**Diags: Tests  
< LED**

## Display Character Test

This test will verify that all the display segments are working properly.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diag: Tests**  
**< Display Char**

Next press the STORE button and release, the display will read the following:

**Disp Char CW/CCW**  
**Hold < to exit**

Turning the Encoder 1 position CW will display the following:

**0000000000000000**  
**0000000000000000**

To fully test the display, continue to turn the Encoder. You will observe that a different character is displayed each time the Encoder is turned. First the numbers 0-9 are shown, then the Alphabet containing upper and lower case characters and other characters. When the display is filled with the following character the test is complete:

**ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ**  
**ÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄ**

To exit the test, press and hold down the **NO<** button (for about ½ second) until the display reads:

**Diag: Tests**  
**< Display Char**

### Display Block Test

This test will verify all of the 32 character blocks and their pixels are functioning properly. When used in conjunction with the character test above, most display problems can be easily identified and debugged.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diag: Tests**  
**< Display Block**

Next press the STORE button and release, the display will read the following:

**Disp Blk CW/CCW**  
**Hold < to exit**

When the ENCODER is turned 1 position CW, one character block in the upper left hand corner will lit as follows:



Each time the ENCODER is turned in the CW direction, a character block is lit. Continuing to turn the Encoder will effectively walk you through all 32 of the character blocks.

After the last block bottom right hand corner is tested, all display blocks will light followed by all blocks off each time the Encoder is turned 1 position CW.

To exit the test, press and hold down the **NO<** button (for about ½ second) until the display reads:

**Diag: Tests**  
**< Display Block**

### Auto Test Execution

**Note: This test is for Lexicon Manufacturing use only. The test requires custom test fixtures, which are not available for sale.**

The following tests are included in the Auto Execution Test:

**Footpedal Test** (refer to this test later on in this chapter)

**MIDI Test** (refer to this test later on in this chapter)

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**< Auto Execution**

Next press the STORE button and release. If the tests pass, the display reads:

**Auto Execution**  
**Passed**

If a failure occurs, the Auto Execution Test will halt on the test that failed, display the name of the test on the top half of the display and display the message "Failed" on the bottom half of the display. See the following example:

**MIDI Test**  
**Failed**

### Burn In Loop

The Burn In Loop will continuously run the following tests:

- ROM Checksum Test
- Hi SRAM Test (ADSP2186 RAM)
- Low SRAM (size) test (Non erasable, not touching the volatile area)
- Lexichip WCS Test
- ADSP2186 - Lexichip Serial Audio Interface Test
- Lexichip DRAM Test

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**< Burn-in Loop**

Next press the STORE button and release.

After the STORE button is pressed, the top half of the display will indicate what test is being executed and the bottom half of the display will indicate the test is running. See example below:

**DRAM Test**  
**Running**

During the execution of the DRAM Test, a chase pattern is first displayed on the leftmost 7 segment display followed by moving to the middle and then to the rightmost 7 segment display. This feature was added to let the operator know that the test is running and didn't crash on burn in. This test will take about 2 ½ minutes.

If a test failed during burn in, the unit will jump out of the diagnostic loop and display what test failed. The top half of the display will indicate the test and the bottom half will indicate Failed. For example, if the DRAM Test failed, the display would read:

**DRAM Test  
Failed**

To exit the loop, press and hold the **NO<** button until the display reads:

**Diags: Tests  
< Burn-in Loop**

### Footpedal Test

This test can be performed with the customer built Lexicon Foot Controller Test Fixture (Lexicon part #770-08508 - not available for sale) or generic foot controller with a potentiometer value from 10K-500K. The test checks out part of LM393 (U8) and its associated circuit as well as the FPGA (U84).

The test will check the Foot Pedal Controller Input by using the Foot Controller Test Fixture which contains an LFO to sweep the Controller input from its minimum value (0VDC) to its maximum voltage (+5VDC). The test will analyze the data generated by U8 during the sweep and confirms that the circuit is accurately reporting the voltage to the FPGA (U84). When the sweep from min to max has been completed successfully, the test will display "PASS".

When using a generic foot controller, the operator must vary the pedal over its entire range from min (pedal fully up) to max (pedal fully down) within 5 seconds after the test is executed. Otherwise, the test will fail. When selected, the display will read the following:

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests  
< Footpedal**

Next press the STORE button and release. The display will read the following:

**Footpedal Test:  
Testing...**

After the STORE button is pressed, the test is executed and the display will read the following within 5 seconds if the test passed:

**Footpedal Test:  
Passed (done)**

If the test failed the display reads:

**Footpedal Test:  
Failed (done)**

To exit the test, press and hold down the **NO<** button until the display reads:

**Diags: Top Level**  
**Test >**

## MIDI Test

**Note: This test is for Lexicon manufacturing use only. The test requires custom test fixtures, which are not available for sale. UUT = Unit Under Test**

This test verifies that the MIDI input and MIDI outputs (2) circuits are working. The test transmits data out of the MIDI OUT and Remote/In jacks and will attempt to read the data through the MIDI IN jack. The test also verifies that pin 50 (MIDI IN) and pin 51 (MIDI OUT) of the FPGA chip (U84) is working.

To check the MIDI Output to Remote/In, a 5 Pin Male DIN to 5 Pin Male DIN Pin Cable (also known as a MIDI Cable) must be connected between the Remote/In jack and the MIDI OUT jack.

To test the MIDI Output at the Remote/In jack (J14 pin 3), a 5-pin DIN Male plug must be installed at J14 and the plug must be wired as follows:

- **Jumper pin 3 to pin 5.** This will connect the MIDI Output to the MIDI Input of J14.
- **Jumper pin 1 to pin 4.** This will enable the OPTO Isolator 6N138 (U9) so it can pass the MIDI Data through Pin 2 of U9. Pin 2 gets pulled high (+5V) when the DIN plug is connected to J14.

In Manufacturing, a MIDI Comparator fixture was designed to verify both MIDI outputs are working. It was designed to reduce the test time when verifying the operation of the MIDI circuits. The following equipment is required when using this fixture:

- *5 Pin Male DIN to 5 Pin Male DIN Pin Cable (3 feet Minimum). Also known as a MIDI Cable.*
- *7 Pin Male DIN to 7 Pin Male DIN Pin Cable (3 feet Minimum). Also known as a MIDI Cable.*
- *MIDI Comparator Fixture (TEG P/N 770-90096).*
- *Remote Power In Power Supply Tester (TEG P/N 770-90097).*

The following setup is required:

- Using the 7 Pin DIN cable, connect one end to the jack on the rear panel of the UUT labeled "Remote/In" and the other end to the jack on the MIDI Comparator Fixture labeled "OUT".
- Using the 5 Pin DIN cable, connect one end to the jack on the rear panel of the UUT labeled MIDI Out and the other end to the jack on the MIDI Comparator labeled "In".
- Using the Remote Power In Power Supply Tester, connected the single ended plug to the jack on the rear panel of the UUT labeled "Remote Power In".
- Power on the Remote Power In Power Supply Tester and verify the LED on the MIDI Comparator Fixture is lit.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags:Tests**  
**< MIDI**

Next press the STORE button and release.

If the test passed, the display reads:

**MIDI Test**  
**Passed (done)**

If the test failed because the MIDI Input didn't received any data, the display reads:

**MIDI Test Failed  
Rec Tim (done)**

If the test failed because the MIDI Output didn't transmit any data, the display reads:

**MIDI Test Failed  
Tran Tim (done)**

If the test failed because the MIDI Input received bad or wrong data, the display reads:

**MIDI Test Failed  
Bad Data (done)**

## DRAM Test

This test will put the Lexichip 2 (U85) into a mode that will allow the Z80 processor (U90) to read and write to the (5) 256K X 4 DRAM's (U78-82) through the Lexichip. To actually test the DRAMs, the Z80 processor performs two tests: a data test and an address test. During the data test the Z80 processor writes "AAAAA" (hex) (10101010101010101010) into all of the memory locations then reads them back to check them. It repeats the process with "55555" (10100101010101010101). For the address test, the Z80 processor writes a count into the memory then reads it back (i.e. 00000000000000000001, 00000000000000000010, 00000000000000000011).

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests  
< DRAM**

Next press the STORE button and release. After the STORE button is pressed, the test is executed and display will read the following during the test:

**DRAM Test  
Running**

During the execution of the DRAM Test, a chase pattern is first displayed on the leftmost 7 segment display followed by moving to the middle and then to the rightmost 7 segment display. This feature was added to let the operator know that the test is running and has not crashed.

If the test passed (after 2 ½ minutes), the display reads:

**DRAM Test  
Passed (done)**

If the test failed, the display reads:

**DRAM Test  
Failed (done)**

When the test is finished, the STORE button LED is flashing. The OPTIONS button LED is lit.

The **NO<** button is active to exit the Test Menu into the Top Level Menu.

## WCS Test

This test will verify the Writeable Control Store of the Lexichip 2 (U85) is working. The WCS is first filled with the value 55 hex (0101 0101 binary), then each memory location is read to see if it contains 55. If 55 is in the memory location, the location is filled with AA hex (1010 1010 binary), and the next location is processed. Once the WCS has been checked for 55's and filled with AA's, the process is repeated checking for AA's and storing 0's into memory. Following this test is an Address test, which will verify that all the address lines are active and connected to the Lexichip 2. Finally the memory is checked for 0's.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**< WCS**

Next press the STORE button and release. After the STORE button is pressed, the test is executed and display will read the following if the test passed:

**WCS Test:**  
**Passed (done)**

If the test failed, the display reads:

**WCS Test:**  
**Failed (done)**

Press the **NO<** button to exit the Test Menu into the Top Level Menu.

## Lo SRAM Test

This test will verify the memory spaces of the ADSP2186 (U88) and SRAM (U89). The memory space is first filled with the value 55 hex (1010 1010 binary), then each memory location is read back to see if it contains the 55hex. If 55 hex is read back, the memory is then filled with AA hex (1010 1010 binary) and the test is repeated. The test is repeated a 3<sup>rd</sup> time, filling memory with 0s. When the test is completed, an address test verifies that all address lines are active and the memory is filled with 0's. The address range for this test is 2000-27FF.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**< SRAM**

Next press the STORE button and release. After the STORE button is pressed, the test is executed and display will read the following if the test passed:

**SRAM Test:**  
**Passed (done)**

If the test failed, the display reads:

**SRAM Test:**  
**Failed (done)**

The **NO<** button is active to exit the Test Menu into the Top Level Menu.

## ROM Test

This test will verify the ROM's Checksum, which is a byte size value, is located in the last location of Bank 0. The test adds the entire ROM (U93) including the Checksum byte, expecting 0 as the result.

At the Functions Tests menu turn the Encoder until the display reads the following:

**Diags: Tests**  
**< ROM Checksum**

Next press the STORE button and release. After the STORE button is pressed, the test is executed and display will read the following if the test passed:

**ROM Test:**  
**Passed (done)**

If the test failed, the display reads:

**ROM Test:**  
**Failed (done)**

The **NO<** button is active to exit the Test Menu into the Top Level Menu.

## **TOP LEVEL MENU UTILITIES & TOOLS**

Entering the Top Level Menu allows the operator to access Utilities and Tools for troubleshooting purposes.

The Functional Tests/Extended Diagnostics are invoked by holding down the EDIT button while powering on the unit. When the display reads:

**Lexicon**

Release the EDIT button. Approximately 5 seconds after the EDIT button is released, the display reads:

**Diags:Tests**  
**< Function Tests**

To access the Top Level Menu upon diagnostics entry, press the **NO<** button, the display will then read as follows:

**Diags: Top Level**  
**Tests >**

Turning the encoder CW allows the operator to select the following Utilities & Tools:

**Tests**  
**Exit Diags**  
**Scope Loops**  
**Software Error Log**  
**Clear Err Log**  
**2186 Tools**  
**View Alg Num**



When you have made a selection, the >YES button must be pressed in order to enter the menu item. To exit the selection, press the NO< button.

The following describes the Utilities and Tools.

### Exit Diags

This utility will provide a way to exit the Diagnostics without powering off the unit.

At the Top Level Tests menu, turn the Encoder until the display reads the following:

**Diags: Top Level**  
**Exit Diags >**

Pressing the STORE button at this time will exit the diagnostic mode and put the MPX G2 into normal operating mode.

### Scope Loops

The Scope Loops are tools that will help the technician troubleshoot a problem.

At the Top Level Tests menu, turn the Encoder until the display reads the following:

**Diags: Top Level**  
**Scope Loops >**

The Scope Loops Menu has a sub Menu of four loops for the purpose of troubleshooting the MPX G2  
Below is the list of those Loops

**Lexichip Scope**  
**Z80-Lex Wr Tst**  
**Display Read**  
**Display Write**

Pressing the >YES button at this time will take you to the top of the Scope Loop Selection. See example below.

**Diags:Scope Loop**  
**< Lexichip Scope**

Turning the Encoder CW at this time will allow you to select the one of the remaining Loop tests.

Turning the ENCODER CCW will display the previous scope loop. To execute a scope loop, press the STORE button. The loop will run one cycle. To run a scope loop 1-254 times or infinite, press the OPTIONS button to access the Repeat Test utility and select the desired number of repeats by using the encoder.

To exit the Scope Loop Menu and enter the Top Level Menu, press the NO< button and the display will read the following:

**Diags: Top Level**  
**Scope Loops >**

### Software Err Log

This utility records software errors and is used specifically for the programmers. It records up to 10 errors.

At the Top Level Tests menu, turn the Encoder until the display reads the following:

**Diags: Top Level  
SoftwareErrLog >**

To view the Error Log, press the >YES button for a display of:

**Error Log #1  
< E0**

To view the other records (#2-10), turn the Encoder CW.

To exit, press the **NO<** button for a display of:

**Diags: Top Level  
SoftwareErrLog >**

Refer to Appendix A for a list of software error messages.

## Clear Err Log

This will erase all error message information that can be stored in the 10 record Error Log.

At the Top Level Tests menu turn the Encoder until the display reads the following:

When selected, the display will read the following:

**Diags: Top Level  
Clear Err Log >**

To clear the Error Log, press the >YES for a display of:

**Err log cleared  
<**

The Error Log is cleared. To exit, press the NO< button for a display of:

**Diags: Top Level  
Clear Err Log >**

## 2186 Tools

This is a tool used only by the programmers for viewing certain information in each program (preset). It is not intended to be used as a tool for troubleshooting.

When selected, the display will read the following:

**Diags: Top Level  
2186 Tools >**

To enter the 2186 Tool Menu, press the >YES button.

To view the items in the menu, use the Encoder.

To exit the 2186 Tool Menu and enter the Top Level Menu, press the NO< button.

## View Alg Nums

This is a tool used only by the programmers for viewing certain information in each program (preset). It is not intended to be used as a tool for troubleshooting.

When selected, the display will read the following:

**Diags: Top Level  
View Alg Nums >**

To view the information in a program, press the >YES button for a display of:

**Program #:201 00  
<00 00 00 00 00**

To view information in other programs, turn the Encoder CW to select the desired program.

To exit, press the NO< button for a display of:

**Diags: Top Level  
View Alg Nums >**

## **UTILITY MENU (Options Button)**

The Utility Menu will provide several tools for troubleshooting an MPX G2.

The following is a list of the tools available:

**Repeat Test  
Last Test Result  
DRAM Adr (View DRAM at various addresses)  
MIDI (MIDI Scope)**

This utility is accessible when a test or scope loop is selected. They are available via the Options button. When the OPTIONS button is pressed, the Utility Menu is accessed and the display reads:

**Repeat Test  
> 1 times**

Pressing the >Yes button at this time will selected the other utilities available.

When viewing Repeat Test, DRAM Adr and MIDI Of, the encoder will be active to change a variable in the utility.

This is explained in detail as follows.

## Repeat Test

This utility allows a test or scope loop to be run 1-254 times or infinitely. It can be used to discover intermittent failures and in some cases, help troubleshoot a consistent failure. For example, if the MIDI Test failed, the technician can have the test run continuously to verify what part of the circuit is at fault.

This utility will work with the following tests:

**Footpedal                      WCS**

<b>MIDI</b>	<b>ROM</b>
<b>SRAM</b>	<b>2186 SRAM</b>
<b>DRAM</b>	<b>2186-Lex</b>
<b>Auto Execution</b>	<b>Sample Rate</b>
<b>Digipot</b>	

When the OPTIONS button is pressed, the display will read the following:

**Repeat test  
1 times**

The OPTIONS LED will flash about once every second instead of being on continuously.

Turn the Encoder 1 position CCW to select Infinite or CW to select 2-254 times. Once the selection is made, press the OPTIONS button. The display will read the previous test that was selected. Press the STORE button to execute the selected test or scope loop.

The following scope loops apply to this option:

**Lexichip Scope**  
**Z80-Lex Wr Tst**  
**DISPLAY Read**  
**DISPLAY Write**

To exit a test or scope loop that's being executed more than 1 time, press the >YES button until the test or scope loop name is displayed on the bottom half of the display.

### Test Result Menu

This utility will display a pass/fail status of the last test that was run and will apply only to the following tests:

<b>*Test No.</b>	<b>Test Name</b>
<b>9</b>	<b>Footpedal</b>
<b>10</b>	<b>MIDI Wraparound</b>
<b>11</b>	<b>DRAM (U79-82)</b>
<b>12</b>	<b>WCS</b>
<b>13</b>	<b>SRAM</b>
<b>14</b>	<b>ROM Checksum</b>
<b>15</b>	<b>2186 SRAM</b>
<b>16</b>	<b>Lex-2186 Serial Test</b>
<b>17</b>	<b>Sample Rate</b>
<b>18</b>	<b>Digipot</b>

\* Note - The test numbers are different than the ones that are assigned for the power up diagnostics.

When selected, the display will read the following if the last test passed:

**Last Test:Passed**  
 <>

If the last test failed, the following will be displayed:

**Last Test: Failed**  
 \* <> X times

\* Note: X = The amount of times the test failed.

If a test failed, pressing the **>YES** button again will display detailed information on the test. The information displayed will represent specific details depending upon which test was run. The following are examples that explain how to interpret the information.

### *Footpedal Failure (9)*

When the Footpedal Test fails, the Address field will contain information that will indicate the last DC voltage the ADC, Analog to Digital Converter (U8 and associated circuitry) read. The value in the Address Field is in hexadecimal and must be converted to decimal notation.

After the value is converted to decimal, it must be divided by 2500 to indicate the last DC voltage that the ADC read.

When Test Result is selected, the display will read the following:

**Last Test: Failed**  
**<> \*1 times**

\* This assumes that the test was run 1 time.

Pressing the **>YES** button again will display the following if the Footpedal Test failed.

Following is an example where the last DC voltage read by the ADC was 2.01VDC:

```

Test #7   A:13B7   Address Field
<S:0132   R:0000
  
```

These fields contain  
no useful information

13B7(hex) = 5047 (decimal)

5047/2500=2.0188VDC

To exit, press the OPTIONS button.

### *MIDI Wraparound Failure (10)*

When the MIDI Wraparound Test fails, the Address, Data Sent and Data Received fields are used. The Data Sent and Data Received fields only use 1 byte (2 characters).

The Address field contains an error code from the following list:

- 1 - Transmit Timeout (UART (FPGA) remains busy, never actually transmits)**
- 2 - Receive Timeout (UART (FPGA) never got any data)**
- 3 - Frame Error (stop bit, etc)**
- 4 - Bad Data (UART (FPGA) got the wrong data back)**

When Test Result is selected, the display will read the following:

**Last Test: Failed**  
**<> \*1 times**

\* This assumes that the test was run 1 time.

Pressing the **>YES** button again will display the following if the MIDI Test failed:



**<S:0000F R:FFFF0**

LABUS1 shorted to ground- **Add Test A:00000**  
**<S:0000F R:0202F**

LABUS2 shorted to ground- **Add Test A:00000**  
**<S:0000F R:0404F**

LABUS3 shorted to ground- **Add Test A:00000**  
**<S:0000F R:0808F**

LABUS4 shorted to ground- **Add Test A:00000**  
**<S:0000F R:1010E**

LABUS5 shorted to ground- **Add Test A:00000**  
**<S:0000F R:2020D**

LABUS6 shorted to ground- **Add Test A:00000**  
**<S:0000F R:4040B**

LABUS7 shorted to ground- **Add Test A:00000**  
**<S:0000F R:80807**

LABUS8 shorted to ground- **Hi Addr A:40000**  
**<S:40404 R:10101**

To exit, press the OPTIONS button and the previous selection will be displayed.

### *WCS Failure (12)*

When the WCS Test fails, Address, Data Sent and Data Received fields are used. All of these fields will display the information in hex. The Address field will display what the Lexichip Address (LA0-LA9) was at the time of the failure. The Data Sent field will display what Data was sent to the Writeable Control Store (program memory) of the Lexichip. The Data Received will display the Data received from the WCS.

When Test Result is selected, the display will read the following:


**Last Test: Failed**  
**<> \*1 times**

This assumes that the test was run 1 time.

Pressing the >YES button 2 times will display the following if the WCS Test failed:  
(This is an example where LA3 is shorted to ground.)

**Test #12 A:5000**  
**<S:5000 R:5008**

In order to determine which bit is bad, the Sent and Received information (which is in hex) must be converted to binary notation as follows:



To exit, press the OPTIONS button and the previous selection will be displayed.

### SRAM Failure (13)

When the SRAM Test fails, Address, Data Sent and Data Received fields are used. All of these fields will display the information in hex. The Address field will display what the Address (ADDR0-ADDR13 &A14) was at the time of the failure.

The Data Sent field will display what Data was sent to the SRAM (U89). The Data Received will display the Data received from the SRAM.

When Test Result is selected, the display will read the following:


**Last Test: Failed**  
**<> \*1 times**

\* This assumes that the test was run 1 time.

Pressing the >YES button 2 times will display the following if the SRAM Test failed:  
(This is an example where DATA 6 is bad.)

**Test #13 A:6000**  
**<S:0055 R:0015**

In order to determine which bit is bad, the Sent and Received information (which is in hex) must be converted to binary notation as follows:



To exit, press the OPTIONS button and the previous selection will be displayed.



**2186 SRAM Failure (14)**

When the 2186 SRAM Test fails, Address, Data Sent and Data Received fields are used. All of these fields will display the information in hex. The Address field will display what the Address (ADDR0-ADDR13 &A14) was at the time of the failure. The Data Sent field will display what Data was sent to the SRAM (U89). The Data Received will display the Data received from the SRAM.

When Test Result is selected, the display will read the following:


**Last Test: Failed**  
**<> \*1 times**

\* This assumes that the test was run 1 time.

Pressing the >YES button 2 times will display the following if the SRAM Test failed:  
 (This is an example where DATA 6 is bad.)

**Test #13 A:2000**  
**<S:0055 R:0015**

In order to determine which bit is bad, the Sent and Received information (which is in hex) must be converted to binary notation as follows:



To exit, press the OPTIONS button and the previous selection will be displayed.

**ROM Checksum Failure (14)**

When the ROM Checksum Test fails, the Sent and Received fields are used. The Sent Field contains the checksum value in hex and the Received Field contains the calculated value.

When Test Result is selected, the display will read the following:

**Diags: Top Level**  
**Test result >**

Pressing the >YES button 2 times will display the following if the ROM Checksum Test failed:

**Test #14 A:5000**  
**<S:5000 R:5001**  
 Checksum Value \_\_\_\_\_ Calculated Value

If the ROM Checksum Test fails, it is likely an indication of a defective ROM (U93).

To exit, press the OPTIONS button and the previous selection will be displayed.

## View DRAM

This utility allows the operator to view the data stored in the DRAMs (U78-U82). The utility becomes useful when the operator determines which bit is at fault when using the information stored in the Last Test Result utility. By using the encoder, the data can be viewed at each of the 256 memory locations (addresses), 00000 - 000FF.

When selected, the display will read the following:

**DRAM Adr: 00000**  
**<> Data: 00000**

Pressing the >YES button will display the following:  
 (This is an example where LD2 is bad.)

┌ This is the address 40000. Turning  
 │ the encoder will scroll through  
 │ 256 memory locations.

DRAM Adr: 00000  
 <> Data: 55551 ——— Data Received. To view Data Sent, use the Last Test utility.

Here are some helpful hints to determine the type of failure (Address or Data). If the values in the Data Field remain the same when scrolling through the 256 memory locations, the failure is likely to be a data failure (check data lines (LD0-LD19)). If the values in the Data Field change when scrolling through the 256 memory locations, the failure is likely to be an address failure (check address lines LABUS0-LABUS8).

To exit, press the OPTIONS button and the previous selection will be displayed.

## MIDI Scope

This tool monitors the incoming MIDI data. When selected, the display will read the following:

Scrolls through data 0-256\*                      Displays the last address the MIDI Data came the in at. Starts at 7800, ends at 78FF.

┌

**MIDI Of -0 7800**  
**< 32 6F C3 F3 00** ——— MIDI Data received  
 └ Last byte entered is displayed here and moves to the left each time a byte is entered

\* To scroll the data, turn the encoder CW/CCW respectively. The data will be shifted one byte each time the encoder is turned.

## **EMERGENCY DIAGNOSTICS**

This is another troubleshooting tool used for clearing the SRAM and enabling the Display Read and Write scope loops.

To access the Emergency Diagnostics, the STORE button must be held down while powering on the unit.

When the right 7-segment display has a "d" displayed, the STORE button can be released. This will indicate the system is in the Emergency Diagnostic mode.

The -24, -18, 0 and Clip Right Headroom LEDs are lit in case the 7-segment display isn't working.

To access the menu, the EDIT button must be pressed and the 7-segment display will now read 0 and no headroom LEDs will be lit.

This selection (0) is the Display Read Scope Loop. When the STORE button is pressed, the scope loop starts running infinitely.


There are 3 selections 0, 1 and 2. The ENCODER is used to make the selections.

When 1 (Display Write Scope Loop) is selected the right 7-segment display will read 1 and both -24 Headroom LEDs will be lit.

When the STORE button is pressed, the scope loop starts running infinitely.

When 2 (Initialize Operating System) is selected the right 7-segment display will read 2 and both -18 Headroom LEDs will be lit. When the STORE button is pressed, the Operating System reinitializes and enters normal operating mode.

The following information aids the testing of a non-functioning unit (no display, pegged level and clip LEDs, load noises, popping, crashes, and or no output). The following test procedures are provided for checking power supplies, system clocks, and battery voltages.



WARNING

CAUTION

As the following procedures require removal of the MPX G2 cover, it is imperative that these tests be performed with regard to all safety and ESD precautions.

### ***Removing the Top Cover:***

**Remove the eight-(8) screws, which attach the MPX-G2 top cover to the chassis.**

WARNING

THE POWER SUPPLY IN THIS UNIT HAS A LIVE HEAT SINK.  
DO NOT TOUCH WHILE THE UNIT IS PLUGGED IN AND POWERED ON.

### ***Power Supply:***

1. Plug in the MPX-G2 and set the Variac for nominal line voltage.
2. Set the DMM to measure VDC and check the following regulated voltages for proper levels using the chassis as ground.

<b>Supplies</b>	<b>Location</b>	<b>Range</b>
+15VA	Test point marked +15VA just above C153 left of P/S	+14.25 to + 15.75

-15VA	Test point marked -15VA just above C150 left of P/S	-14.25 to -15.75
+5VO (Analog Output)	Test point marked +5VO just left of C136	+4.75 to + 5.25
-5VO (Analog Output)	Test point marked -5VO just above U29 left of P/S	-4.75 to -5.25
+5VI (Analog Input)	Test point marked +5VI below U68 top left corner of Main board.	+4.75 to + 5.25
-5VI (Analog Input)	Test point marked -5VI below U68 top left corner of Main board.	-4.75 to -5.25
+2.5VDIN (Input Digi-Pot)	Test point marked +2.5VDIN above U68 top left corner of Main board.	+2.38 to +2.63
-2.5VDIN (Input Digi-Pot)	Test point marked -2.5VDIN above U69 top left corner of Main board.	-2.38 to -2.63
+2.5VDOUT (Output Digi-Pot)	Test point marked +2.5VDOUT left of U10 rear left corner above Rear input jack J1.	+2.38 to +2.63
-2.5VDOUT (Output Digi-Pot)	Test point marked to the left of U11 rear left corner above Rear input jack J1.	-2.38 to -2.63
+1.8VIN (Input Latch-Up)	Rear of R292 just below Q28 top left corner of Main board.	+1.7 to +1.9
-1.8VIN (Input Latch-Up)	Rear of R295 just left of C308 top left corner of Main board.	-1.7 to -1.9
+1.8VO (Output Latch-Up)	Rear of R16 just below Q3 back of Main board above J4	+1.7 to +1.9
-1.8VO (Output Latch-Up)	Rear of R19 just below Q4 back of Main board above J4	-1.7 to -1.9

**Battery Voltage:**

1. Turn the MPX G2 off and detach the power cord.
2. Set the DMM for a DC voltage on the 20 volts DC scale.
3. Locate battery just to the Left of the power supply
4. Place the DMM probes on either side of the Battery (Black to negative Red to positive).
5. The reading should be 2.50V. If the voltage reading is below 2.5V replace the battery.

### **Systems Clocks:**

These procedures verify the major crystals and other clocks that are important to the operation of the MPX G2. A frequency counter and oscilloscope are required for the following tests. The oscilloscope's ground lead should be connected to the digital ground Pin 16 of U93.

1. Locate Y1 just above the Lexichip-2 (U85) to the Right of the power supply. Measure the Left side of Y1 and verify a frequency of 22,5792MHz.
2. Locate Y2 just to the Left of U93 near the front of the Main board. Measure the Left side of Y2 and verify a frequency of 16,000MHz.
3. Locate Y3 just to the Left of U95 in the upper Right hand corner of the Main board. Measure the rear of Y3 and verify a frequency of 10,000MHz.

### **APPENDIX A: Software Error Messages**

The following are software error messages that were created by the programmers to help find software bugs during software development.

If a software error occurs, the appropriate error message will be displayed on the upper left corner of the display.

Please note that the software error messages E1- E7 have no relation to the error messages that are displayed on the 7 segment or headroom LED displays for the power on diagnostics.

- E0 - No error
- E1 - midi in overflow
- E2 - midi out overflow
- E3 - midi in frame error
- E4 - too many dump bytes
- E5 - incorrect num dump bytes
- E6 - dump buffer full
- E7 - Display timeout
- E8 - midi handshake timeout error
- E9 - compact data error
- E10 - compact midi data error
- E11 - out of range program number
- E12 - prog ptr error getting prog name
- E13 - prog ptr error getting large prog
- E14 - prog ptr error getting small prog
- E15 - prog ptr error getting prog status
- E16 - prog ptr error clearing reg
- E17 - prog load error: reg unassigned
- E18 - prog load error: cleanup
- E19 - 2186 DM overflow error
- E20 - 2186 PM overflow error
- E21 - 2186 INT overflow error
- E22 - 2186 INT and PM overflow error
- E23 - 2186 BK overflow error
- E24 - 2186 INT steps overflow error
- E25 - 2186 Already a FIRST error
- E26 - 2186 effect order error
- E27 - 2186 effect already assigned error
- E28 - 2186 command clear timeout after load
- E29 - 2186 command clear timeout after "prepare for load"
- E30 - audio param memory error in compact
- E31 - audio param memory error in "will\_fit"

- E32 - extract param alg num error
- E33 - extract param size error
- E34 - compact param alg num error
- E35 - compact param size error
- E36 - "will fit" param size error
- E37 - "get size" param size error
- E38 - "get size" alg num error
- E39 - "get size" effect number error
- E40 - 2186 resync: waiting for RESYNC command clear
- E41 - 2186 resync: waiting for RESYNC command clear 2nd try
- E42 - 2186 load: error count inc in external mode
- E43 - ran out of timers

## Chapter 6 Theory of Operation

### *Analog*

#### Overview

The MPX G2 is intended to be used in at least three ways: 1) guitar amp mode, 2) flat amp/direct-to-console mode, and 3) mix mode. Its analog circuitry can be divided roughly into seven blocks: main input, **TONE**, **DYNAMIC GAIN**, insert send, insert return (a.k.a. aux input), main output and the power supply. The main input and insert returns (a.k.a. aux input) are inputs. The send and the main output are outputs. The **TONE** block is the set of master tone controls for the unit. The **DYNAMIC GAIN** is a signal-processing block consisting of analog EQ and distortion.

When the MPX G2 is used with a guitar amp, the guitar is plugged into the MPX G2 input and the MPX G2 send goes to the guitar amp input. This gives the user DSP before the guitar amp for wah-wah, phaser, and other predistortion effects. It also allows the user to drive his amp with the **TONE** and/or **DYNAMIC GAIN** blocks. The guitar amp's preamp gives the guitarist his "tone." The guitar amp's send then goes into one of the aux inputs for post distortion effects. Finally, the output of the MPX G2 goes to the guitar amp's returns for amplification.

Use with a flat amp is simpler. The main outputs of the MPX G2 go to a flat amp, which feeds a full-range speaker. The main outputs can also go directly into a recording console or a PA mixer. In these cases, the MPX G2's send and aux input act like a normalized effects loop. There is a speaker simulator, which gives a band-limited response like a guitar cabinet. This removes the high-end sizzle that would make the **DYNAMIC GAIN** sound cheesy and gives the low-end thump of the low-damping factor associated with tube amps.

Use of mix mode is similar to use with a flat amp. The main difference is that the aux inputs can be used as the mix inputs for an external sound source like a CD player, so that the guitarist can "Jam along with Jimi."

To accommodate these uses, the MPX G2 has plenty of signal-routing capability. If you look at the signal-routing diagram, you can see the following switches: **DSP BYPASS**, **GTONE BYPASS**, **DYNAMIC GAIN BYPASS**, **SEND SELECT**, **SUM**, **SPLIT**, **DSP LEFT/RIGHT**, **SPEAKER SIMULATOR BYPASS/SPEAKER SIMULATOR SPLIT**, and **MIX**. For the purist who wants a straight analog chain before his amp, the pre dynamic gain DSP can be bypassed. The **SEND SELECT** switch bypasses the whole gain block including tone and **IN VOL**.

If a device with stereo outputs is plugged in to the aux inputs, the **SUM** allows the two channels to be mixed together into a mono signal and sent to the left channel. Since the speaker simulator is mono and is part of the left channel, the **SUM** allows both aux input signals to be sent to the speaker simulator. The **SPLIT** takes a mono signal at the right aux input jack and splits it to feed both the right and left channels.

The **MIX** switches work in conjunction with the **DSP LEFT/RIGHT** switches. In mix mode, the **DSP LEFT/RIGHT** switches are set to normal so that **DYNAMIC GAIN** and **GAIN BLOCK BYPASS** go straight through to the post-dynamic gain DSP, and the **MIX** switches are set to on to accommodate the external sound source.

In insert mode, the **DSP LEFT/RIGHT** switches are normalized for empty jacks and are set to Loop for an inserted plug. Insert mode acts like a normalized effects loop and breaks the normalized connection when a plug is inserted. **DYNAMIC GAIN** gets normalized to the left channel when the left aux input is empty, and **GAIN BLOCK BYPASS** is normalized to the right channel when the right aux input jack is empty. If the user wants to bypass the outboard effect that is in the loop, he toggles the insert button and the **DSP LEFT/RIGHT** switch goes to normal. **DYNAMIC GAIN** is sent to the speaker simulator for use with a flat amp; the speaker simulator can be bypassed for use with a guitar amp.

In parallel mode, the DSP switches are set to loop and the mix switches are on. This treats the post-dynamic gain DSP as if it were in a parallel effects loop.

## Input

This section is found on page 7 of the main board schematic. There are two input jacks: one on the front panel (front panel input board scheme) and one on the rear panel. They are wired so that plugging into the front-panel jack overrides the rear-panel jack. The grounds of the input jacks are connected to the chassis by small caps (C3 of main bd., C4 of front panel bd.) which are shorts at radio frequencies to permit any EMI that may get radiated from the jack to be shunted to ground, while at the same time isolating the rear-panel input ground plane/front panel ground from the chassis at audio frequencies to prevent ground loops.

The input is high impedance so that it will not load down the passive pickups used in most electric guitars. This 1-Megohm input impedance will pick up quite a bit of noise when a guitar is not plugged in. For this reason a switching jack is used to short the input to ground when both jacks are empty. C2 (main bd.)/C5 (front bd.) and FB1 (main bd.)/FB1 (front bd.) prevent RFI radiation from the box and give ESD protection. D1 (main bd.)/D1 (front bd.) provides protection from input overvoltage, including ESD. R1 (main bd.)/R3 (front bd.) is current limiting to protect these diodes. C1 (main bd.)/C1 (front bd.) is a dc blocking cap, which is necessary, when a piezo pick-up is connected to the input, otherwise bias currents from U1 (main bd.)/U1 (front bd.) would charge up the crystal and it would cease to work.

R2 (main bd.)/R1 (front bd.) gives the bias currents a path to ground and keeps U1 (main bd.)/U1 (front bd.) operational. R3 (main bd.)/R2 (front bd.) is further current limiting for the opamp input if the input exceeds the rails. U1 (main bd.)/U1 (front bd.) is wired as a noninverting buffer to keep its input impedance high. The signal is then sent to the input-level pot, R4 (front panel pot board schematic). C1 blocks any dc that could cause a current to flow through the pot and produce wiper noise. When R4 is set for no clipping, it has a -2.2 dBu signal coming out of it. Because 0dBFS of the ADC is 2.2dBu single-ended, 2.2 dBu is the working level throughout the circuit. The wiper of the pot is buffered by U1.

Next, the signal is split and routed to DSP bypass crossfade switch and to the soft-sat circuit (p. 7 of main board scheme). U72 is a buffer that prevents soft-sat from loading down the input-level pot buffer. The soft-sat circuit comprises voltage sources (Q33 and Q34) which turn on when the signal exceeds .88-V in the positive direction or -0.88-V in the negative direction. This builds in a 4-dB margin before the ADC starts to clip. R310, R311, R312, and R313 set these turn-on points. R308 forms a voltage divider with R309 to determine the slope of soft-sat.

The control signals for the soft-sat circuit are created by the signal conditioning transistors found on page 15 of the main board schematic: Q25- Q27 enable and disable the soft-sat. When the soft-sat line is low, Q26 is off and Q27 is on. With Q26 off, the base of Q33 (p. 7) is at 5 volts, which disables it. With Q27 on, Q25 is off and the base of Q34 (p.7) is at -5 volts, which disables it. So when the soft-sat line is low, soft-sat is disabled.

When the soft-sat line is high, Q26 is on and Q27 is off. With Q26 on, the base of Q33 is at .18 volts. Whenever Q33's emitter goes over .88 volts, it will turn on. With Q27 off, Q25 is on and the base of Q34 is at -.18 volts. Whenever Q34's emitter goes below -88 volts, it will turn on.

U73a and U73b form a differential driver to drive the inputs of the ADC, U76. R306 and R307 form a unity-gain inverter out of U73b. C326 is compensation. R334 and R335 form the anti-alias filter with C346, as well as provide latchup protection for the ADC. Because the ADC runs from a unipolar 5-V supply, it self-biases its inputs to 2.2-Vdc. C327 and C330 block this DC voltage to eliminate a huge current flow due to this bias being connected to the output of a ground referenced opamp. R337, R338 and C347-350 provide filtering for the ADC supplies to prevent noise from entering the ADC on its supply lines. The ADC feeds the pre-dynamic gain DSP.

The pre-dynamic gain DSP goes into the CS4390 DAC, U75. C342-345 and R333 filter its power supply. U74b and its associated components make up the 3rd-order, differential, anti-imaging filter. The filter's



corner frequency is 20 kHz. This filter takes a differential signal and sums it to make it single-ended. Therefore its output is 8.2 dBu. R314 forms an attenuator with R315. This brings the signal level back down to 2.2 dBu.

Q37 and Q36 are JFET switches that crossfade. One fades from off to on when the other fades from on to off. Q39 is an inverting level-shifter which translates 0 Volts on the input to +5 Volts on its collector and +5 Volts on the input to -15 Volts on its collector. Q38 is also an inverting level-shifter. It translates +5 Volts on Q39's collector to -15 Volts on its collector and -15 Volts from Q39 to +15 Volts on its collector. These two transistors together have translated 0 Volts on the net, DSP\_SWITCH, to -15 Volts on Q38's collector and +5 Volts on this net to +15 Volts on Q38's collector.

R319 and C335 set the fade time for Q37. Q35 is an inverter, which drives Q36 in the direction opposite of Q37. R318 and C334 set the fade time for Q36. When one of the diodes (D58, D59) is reverse-biased it turns on its JFET.

## Tone Block

The tone block is found on pages 8 and 9 of the schematic. This is the first circuit to use digi-pots. A digi-pot is a digitally controlled pot. The digital control signals for the digi-pot are level shifted from 0/+5V range to the -2.5/2.5-voltage range by U28 (p. 1).

The first digi-pot encountered is the InVol, U43. It allows you to attenuate the signal before the tone controls so that they can be set to large amounts of boost without distortion. However, when they are set for cut, the InVol is set to unity to preserve dynamic range. Diode pair D49 limits the signal level to prevent digi-pot latchup.

The next digipots encountered are the tone controls. These are controlled by the pots on the front panel labeled Low, Mid and High. These front panel pots are control voltages that are processed by the digital section. The data generated from the digital section is level shifted and sent to U42-U44. Diode pairs D44, D45, D47-D51 limit the signal levels to prevent digi-pot latchup. Offset from prior stage that could also cause a dc drop across the pot is eliminated by C196/C205.

The low control is shelving, has a  $\pm 15$  dB range. The mid control has  $\pm 25$  dB of range. However, the high control is 30 dB of boost only. This is to prevent the user from dialing up bad guitar tones. It is a high-pass shelf.

Q19 and Q20 are JFET switches that crossfade. One fades from off to on, when the other fades from on to off. Q30 is an inverting level-shifter which translates 0 Volts on the input (GTONE\_SWITCH/) to +5 Volts on its collector and +5 Volts on the input to -15 Volts on its collector. Q31 is also an inverting level-shifter. It translates +5 Volts on Q30's collector to -15 Volts on its collector and -15 Volts on Q30's collector to +15 Volts out. These two transistors together have translated 0 Volts on the net, GTONE\_SWITCH/ to -15 Volts on Q31's collector and +5 Volts on this net to +15 Volts on Q31's collector.

R195 and C180 set the fade time for Q19. Q32 is an inverter, which drives Q20 in the direction opposite from Q19. R196 and C181 set the fade time for Q20. When one of the diodes (D52, D53) is reverse-biased it turns on its JFET.

## Dynamic Gain

The input to the **DYNAMIC GAIN** (pp.10 &11) is buffered by U40. C185, R176 and U38 are the lo-cut (a.k.a. Color) filter. This filter is a high-pass filter whose corner frequency is varied by the digi-pot, U41. Diode pairs D42 and D46 prevent digi-pot latchup. U34b is the drive amp. Its gain is adjustable from 0 dB to 64 dB. R170 and C172 are compensation for U34b. D43 prevents digi-pot latch-up. D39 and D40 are the clipping LEDs. R169 provides current limiting to protect the LEDs. The output impedance of this stage changes depending on whether the LEDs are conducting or not. This would modulate the attenuator, which follows. Therefore, U36a is required as a buffer.

**FEEL GOOD** monitors the signal at the clip LEDs with a peak detector, U35. This signal is amplified, inverted and offset in a positive direction by U33b. The amount of gain and offset are varied by U31a. This signal is sent to the cathode of clip LED D39 and inverted by U33a and sent to the anode of clip LED D40. The switches in U37 are used to defeat **FEEL GOOD** by connecting the LEDs to ground rather the output of the **FEEL GOOD** circuit.

The hi-cut filter (p. 10) comprises R164, C165, U31 and U32. It is a low-pass filter whose corner frequency can be varied. Diode pairs D27 and D38 prevent digi-pot latchup. U14a (p.11) is the master volume control for **DYNAMIC GAIN**. It is protected from latchup by D38 of the prior stage. U12, U13, U15, U16 and U17 form the post-dynamic gain tone-control circuit. The bass control is shelving and has a +/-15 dB range. The Treble circuit has a +/- 28 dB at 20 kHz. Diode pairs D23-D25 and D28 prevent digi-pot latchup.

Q14 and Q15 are JFET switches that crossfade. One fades from off to on, when the other fades from on to off. Q16 is an inverting level-shifter which translates 0 Volts on its input to +5 Volts on its output and +5 Volts on the input to -15 Volts out. Q17 is also an inverting level-shifter. It translates +5 Volts on its input to -15 Volts on its output and -15 Volts on the input to +15 Volts out. These two transistors together have translated 0 Volts on the net, **GAIN\_SWITCH/** to -15 Volts on Q17's collector and +5 Volts on this net to +15 Volts on Q17's collector. R114 and C108 set the fade time for Q14. Q18 is an inverter, which drives Q15 in the direction opposite to that Q14 is going. R115 and C109 set the fade time for Q15. When one of the diodes (D30, D31) is reverse-biased, it turns on its JFET.

## Send

The send select switch (p.12) is a 74HC4053. It is an IC containing three digitally controlled SPDT analog switches. The output from **DYNAMIC GAIN** is buffered by U20a. This signal is split and sent to the send select switch and to insert left (p.13). The output from **PRE-DISTORTION DSP** is buffered by U20b. This signal serves as the gain block bypass (a.k.a. clean). It is split and sent to the select switch (p.12) and to insert right (p.13). C99 and C100 eliminate offset from the prior stages. The send select switch chooses whether **DYNAMIC GAIN** or the gain block bypass (a.k.a. clean) is sent to the send output. Its output is buffered by U19b and is fed to U14, the send-level digi-pot. This digi-pot is protected from latchup by D26. Offset from the prior stage that could also cause a dc drop across the pot is eliminated by C95.

U19a boosts this signal by 15.8 dB. This allows us to get outputs as high as +18 dBu. C38 is dc blocking to prevent offsets from reaching the bypass relay and causing a switching pop. It is 47uF to minimize low-frequency loss when driving a low-input impedance. R52 provides a ground reference.

Q7 plays two roles: power-on/power-off muting and analog noise gate. R49 forms a voltage divider with Q7. With Q7 on, this divider provides 36 dB of attenuation. R48, R50, and C36 maintain the cut-off state of the FET during large negative excursions of the audio signal. D69 prevents this network from turning on the FET during positive excursions of the audio signal. The gate/mute control signal from the Z80 is level shifted and inverted by Q43. The Zout of R350, R51 and C417 sets the FET turn on ramp time constant (ramp from audio out to audio muted). R451 and C417 set the FET turn off ramp time constant.

RY11 is the bypass relay that gives a buffered, low-noise path from the input of the box to send during bypass. Q60 drives the relay's coil. D66 protects Q60 from the coil's flyback and R449/C415 filter the supply to prevent relay noise from getting on the supply. C416 is dc blocking to prevent offsets from reaching the bypass relay and causing a switching pop. It is 47uF to minimize low-frequency loss when driving low-input impedance. R450 provides a ground reference.

C414 provides ac-coupling to the output. R447 provides a ground reference. R49 and 47 provide the 600-ohm output impedance. D14 is ESD and overvoltage protection. R47 is current-limit protection for D14. FB6 and C35 prevent RFI emission.

## Aux Inputs (including Speaker Simulator)

### *AUX INPUTS*

The aux-input circuit is found on page 13 of the main board schematic. The aux input jacks, J8 and J9, each have a switch that senses when a plug has been inserted and sends out a logical high on the corresponding insert status line. C39, C44, FB7, and FB8 prevent RFI radiation from the box and protect it from ESD. D15 and D16 provide protection from input overvoltage, including ESD. R53 and R58 are current limiting to protect these diodes. C40 and C45 are dc blocking caps, which protect the circuit from any external dc.

R54 and R59 give the op amps' bias currents a place to go and their value set the 50K Ohms input impedance of the aux input jacks. R55 and R60 give additional protection to the input buffers by limiting current if the input signal exceeds the supply rails. R61 is a ganged pot giving us a 28-dB attenuation range. This accommodates input signals from -10 dBu to +18 dBu. R62 and R63 set the maximum attenuation. U7a and b buffer the output of R61.

The **SUM** switch allows the two-aux inputs to be mixed together into a mono signal and sent to the left channel. This circuit is comprised of switches U22a and U27a as well as the buffer U23 and the summer U26. In addition the summer boosts the summed signals by 12.2 dB to bring it up to the +2.2 dBu level. R155 sets the gain for the sum signal. C119 and C134 eliminate offset from the prior stages. R128/129 and R152 are bias-current paths for the opamps. The right channel is boosted 12.2dB as well. U21b supplies this boost.

U26a and U21b can clip, if the Aux Input Level pot is improperly set. To aid the user in proper setting of this control, we have clip detectors. Each clip detector comprises an envelope follower and comparator. The envelope follower is a rectifier, U25a/D32 or U25b/D33 combined with a low pass filter, R140/C125 or R146/C127. This extracts the envelope of the waveform, which is sent to the comparator, U24. Whenever one of the envelopes is greater than the reference set by R142/R143 and R133/R134, its comparator pulls CLIP\_RET/ low.

The **SPLIT** takes a mono signal at the right aux input jack and splits it to feed both the right and left channels. It comprises switches U22c and U27b, the buffer U23 and the inverter U26. U21a and U26b feed the post-DSP input switches, U22b and U27c, which switch between the send signals (insert\_L and insert\_R) and the aux input signals from R61. C118, C112, C113 and C139 eliminate offset from the prior stages. R126, R127, R158 and R159 are bias-current paths.

### *SPEAKER SIMULATOR*

Because the left channel has the **DYNAMIC GAIN** signal, it has a speaker simulator (p. 14). The speaker simulator is formed by three blocks: 1) a low-pass shelf (R221, R222, and C255). The shelf switch, U58b enables and disables it. It is cascaded with 2) a low-pass, state- variable filter (U57, U54, U56, U51, U50, and associated components). The peak switch, U52c switches this filter's Q from no peaking to peaking. U54 and U51 switch its corner frequency of the state-variable filter between four positions. It is cascaded with 3) a high-pass filter (U49a and associated components).

The speaker simulator is bypassed using the speaker sim switch, U52b. C241 and C239 eliminate offset from the prior stages. R211 and R212 are bias-current paths. Also the output can be routed to the right channel by way of the speaker split switch, U52a and U60c. C238, C261 and C262 eliminate offset from the prior stages. R209, R236 and R237 are bias-current paths.

### *POST DISTORTION ADC*

Beyond this point the two channels are identical (p. 15). The soft-sat circuit comprises voltage sources (Q21-Q24) which turn on when the signal exceeds .88V in the positive direction or -0.88V in the negative direction. R245-R248 and R251-R254 set these turn-on points. R256 and R250 form voltage dividers with R255 and R249 to determine the slope of soft-sat.

Q25- Q27 enable and disable the soft-sat. When the soft-sat line is low, Q26 is off and Q27 is on. With Q26 off, the bases of Q24 and Q21 are at 5 volts, which disables them. With Q27 on, Q25 is off and the bases of Q23 and Q22 are at -5 volts, which disables them. So when the soft-sat line is low, soft-sat is disabled.

When the soft-sat line is high, Q26 is on and Q27 is off. With Q26 on, the bases of Q24 and Q21 are at .18 volts. Whenever the emitter of Q24 or Q21 goes over .88 volts, the transistor will turn on. With Q27 off, Q25 is on and the bases of Q23 and Q22 are at -.18 volts. Whenever the emitter of one goes below -.88 volts, it will turn on.

U62 and U63 form differential input drivers for the ADC, U64. The anti-aliasing filters comprise R267, R268 and C280 for the left channel and R265, R266 and C279 for the right. R267, R268, R265 and R266 also provide latchup protection by limiting current into the ADC. C270, C273, C275 and C278 are dc blockers that prevent a dc current from flowing due to the difference in potential between the ADC's self-biased input and the ground reference of the driving op amps. C281-C284, R269 and R270 filter the ADC's supply.

## Output

The post-DYNAMIC GAIN DSP goes into the CS4390 DAC (p.16). C301- C304 and R289 filter its power supply. The 0 dBFS output of the DAC is 8.2 dBu differential. U65a and U66a and their associated components make up the anti-imaging filters. Their corner frequencies are set to 20 kHz.

U60a and U61a are the left and right MIX switches respectively. C260 and C265 eliminate offset from the prior stages. U65b and U66b are the summing amps that sum the post-dynamic gain DSP signal with the external sound source. The post-dynamic gain DSP signal is attenuated by 2 dB. For a mix ratio of 50/50, the external sound source leg of the two channels has a 4 dB boost to bring it up to the 6.2dBu level of the attenuated DSP signal. R241/R238 set this gain. R240/R235 are the bias-current paths.

This is followed by the output-level digi-pot, U3 (p. 17). C97 and C98 (p.16) block dc offset from the prior stages. Diode pairs D8-D9 prevent digi-pot latchup. U2b and U4a form a balanced line driver with U2a and U4b and have a gain of 15 dB to bring the signal up to 21 dBu single ended. When driving a balanced load, the line driver puts out 27 dBu differentially. RC4556s were chosen for their ability to drive low impedances (large loads). C16, C17, C22 and C23 are dc blocking caps. R8, R13, R24 and R29 provide a ground reference for the outputs. R6 & R4, R11 & R9, R22 & R20, and R27 & R25 set the 600-ohm output impedance. D2, D3, D6, and D7 protect the outputs from ESD and overvoltage originating from outside the box. R4, R9, R20, and R25 are current limiting protection for these diodes. Q1, Q2, Q5, and Q6 are the output mutes to eliminate turn-on and brownout pops. R5 & R7, R10 & R12, R21 & R23, and R26 & R28 linearize the FETs for lower distortion, and C6, C9, C12 and C15 provide the mute time constant. FB2-FB5, C7, C8, C13 and C14 prevent RFI emission.

U5a and U5b are the stereo headphone amps. An RC4556 was chosen for its ability to drive low impedances (large loads). C31 and C32 are dc blocking caps. R40 and R41 provide a ground reference for the outputs. R39 and R42 set the 75-ohm output impedance. D10 and D11 are ESD and overvoltage protection. R39 and R42 also provide current-limiting protection for these diodes.

## Supplies

U71 and U70 provide the input +5 and -5-V supplies respectively. U30 and U29 provide the output +5 and -5-V supplies respectively. U10, U11, U68 and U69 form the digi-pot supplies. R89/90, R91/92, R296/297 and R298/299 set the output voltages of these regulators to +/-2.5 Volts.

There are also separate input and output supplies for the latch-up protection diodes. They comprise the transistors Q3, Q4, Q28 and Q29. The diode resistor combination on the bases gives a 1.2-volt reference for the positive supplies and a -1.2 volt reference for the negative supplies. The transistor itself adds an additional .6 voltage drop, resulting in +/- 1.8-volt supplies. The positive supply sinks current and the negative supply sources current.

## **Digital**

### **ARCHITECTURE**

The Z80 handles the system software. The 2186 deals with signal routing and non-reverb DSP. The Lexichip does the reverb. The FPGA soaks up most of the discrete logic, and includes a MIDI UART. The EPROM holds the program information for the z80 and the 2186 as well as configuration data for the FPGA. The SRAM holds variables for the Z80 and 2186, and serves as a communication channel between the two processors.

The Z80 and 2186 share the system address and data busses. This is possible because both processors have bus request/acknowledge features. The Z80 owns the bus most of the time, but the 2186 takes over for about 1/4 of each word clock.

Because of the faster timing of the 2186, it is no longer capable of accessing the Lexichip. It can, however, still access the control and status registers. The 2186 handles many of the real-time system operations, including refreshing the LED displays, reading and debouncing the switches and encoder, transmitting MIDI clock, reading the footpedal and front panel pots, and updating the digipots in the analog section. All other system functions are performed by the Z80.

The 2186 and Lexichip talk through their serial ports, running at 128 fs. This allows up to 8 16-bit channels of data to pass between the chips in both directions.

#### ***Z80-2186 Bus Sharing:***

The Z80 and the 2186 are on the system bus. The Z80 owns the bus for about 70% of the time, surrendering it to the 2186 for a few microseconds every sample period (22 usec). The Z-80 stops executing when the 2186 owns the bus, so its effective speed is really its clock speed multiplied by the time on the bus, or around 7 MHz. The 2186, however, runs even when it doesn't own the bus, stopping only when it has to make an external access.

The exact ratio of Z80 to 2186 time, as well as which chunk of the word clock belongs to which processor, is programmable. The Lexichip's DEGO line goes high to tell the Z80 to give the bus to the 2186. When the 2186 is finished, it gives the bus back to the Z80. This flexibility allowed the 2186's time on the bus to be fine-tuned to a resolution of 128th of a word clock. In order not to interfere with the Z80's access of the Lexichip, the 2186 is given access roughly halfway through the word clock (while the Lexichip executes instruction 64), and always surrenders it before the end of the word clock.

This bus-sharing technique creates a problem when we have to sync the Z80 to the Lexichip's execution of its first instruction. The solution is to send the Lexichip's `_WAIT` line into the Z80's `_BUSREQ` input.

**Memory Map:**

The EPROM is divided into 8 32K banks. The Z80 selects the bank by writing to the I register, whose contents are placed on the high address bus during refresh. The three extended address lines (labeled P15-P17 on the schematic) are mapped into the I register as follows:

D7    D6    D5    D4    D3    D2    D1    D0  
                                         P17    P16    P15

ADDRESS	BANK 0	BANK 1	BANK 2	BANK 3
0x0000	COMMON ROM	COMMON ROM	COMMON ROM	COMMON ROM
0x4000	see below	see below	see below	see below
0x8000	COMMON ROM	ROM BANK 1	ROM BANK 2	ROM BANK 3
0xC000	ROM BANK 0			

ADDRESS	BANK 4	BANK 5	BANK 6	BANK 7
0x0000	COMMON ROM	COMMON ROM	COMMON ROM	COMMON ROM
0x4000	see below	see below	see below	see below
0x8000	ROM BANK 4	ROM BANK 5	ROM BANK 6	ROM BANK 7
0xC000	ROM BANK 4			

When A15 is low, the Z80 addresses either the common ROM, or the memory-mapped peripherals defined below. When A15 is high, the Z80 addresses the ROM bank selected by P15-P17.

The 2186 can't drive A14 or A15. When it takes over the bus, A15 is pulled low and A14 is pulled high, allowing the 2186 to access memory-mapped peripherals in the "0x4000" block.

The 16K block between 0x4000 and 0x8000 contains the SRAM and memory-mapped peripherals. We have to shoehorn a 32K SRAM into this area, so once again we use the same bank-switching technique as with the EPROM. The Z80 sets bit 4 of the I register, called RAM\_A14, to determine which bank it will access. When the 2186 owns the bus, RAM\_A14 is gated low.

Here is how this area is mapped:

ADDRESS	VIEW FROM Z80 RAM_A14 = 0	VIEW FROM Z80 RAM_A14 = 1	VIEW FROM 2186	
0x4000	SRAM  (used by 2186 during boot and program load)	UPPER HALF OF SRAM  (used for preset storage)	LOAD SRAM  (used during boot and program load)	
0x4400				
0x4800				
0x4C00				
0x5000				LEXICHIP
0x5400				FPGA UART
0x5800				FPGA REG 1
0x5C00	FPGA REG 2			
0x6000	SRAM SHARED WITH 2186		SRAM SHARED WITH Z80	
0x6400				
0x6800	SRAM			FPGA REG 1
0x6C00				FPGA REG 2
0x7000				LEXICHIP
0x7400		FPGA UART		
0x7800		2186 INTERNAL RAM/REGISTERS		
0x7C00				

The peripherals are mapped into different addresses for the Z80 and the 2186 so that each processor can maximize its usage of the SRAM. The 2186 boots from the low 4K of the SRAM.

The 8K chunk of SRAM starting at 0x6000 is used by the Z80 for general storage. The lowest 2K of this chunk is visible by both the Z80 and the 2186. The Z80 must keep variables which must be visible to the 2186 in this area.

When the RAM bank select line (RAM\_A14) is high, the entire 16K block from 0x4000 to 0x7FFF is mapped to the upper half of SRAM, which the Z80 will use to store user preset data. Because the Z80's stack is invisible when RAM\_A14 is high, the Z80 must be careful to disable interrupts when accessing upper RAM.

The FPGA has two internal 8-bit registers (reg1 and reg2).

REGISTER 1 (write only):

- bit 0 SAVE\_SRAM. When 1, it prevents the DSP from writing to the low byte of the SRAM. The Z80 asserts this bit when preparing to load a new program into the DSP. This prevents the DSP from overwriting the program with audio data.
- bit 2 ENABLE\_NMI. When 1, enables the NMI output. The rate is set by the "SPEAKER" register. The divisor divides the master clock (22.58 MHz / 256). "0" gives 3 mS and 255 will get 11 S, and so on.

- bit 3 RESET\_UART. When 1, resets the MIDI UART. This needs to be set for at least 1 usec after power-up.
- bit 4 ENABLE\_BUSREQ. Gates DEG0. When 1, allows DSP\_ON\_BUS to go high after DEG0. When 0, keeps DSP\_ON\_BUS at 0.
- bit 5 SELECT\_FOOT. Determines whether the footpedal or the front panel pots will be converted by the DSP's integrating ADC. When 1, the footpedal is selected. When 0, one of the pots is selected.

Bit 5 is new to MPX G2.

#### REGISTER 2 WRITE:

- bit 0 undefined
- bit 1 undefined
- bit 2 undefined
- bit 3 RESET\_COUNTER. When 1, resets the word clock counter, turning off FC and its multiples. The Z80 sets RESET\_COUNTER to resync the 2186.
- bit 4 undefined
- bit 5 undefined
- bit 6 undefined
- bit 7 undefined

The DSP performs a write to register 2 in order to relinquish the bus.

#### REGISTER 2 READ

- bit 0 UART\_TXRDY. UART transmit ready. 0 = busy. The processor must not write to the UART when this line is low. A write to the UART will set TXRDY within 1 usec.
- bit 1 RXRDY. UART receive ready. 1 = receive data is ready. Reading from the UART address clears this bit.. On power-up, the Z80 should read the UART address to pre-clear RXRDY.
- bit 2 FRAMING\_ERROR. When set, indicates a UART receive framing error. This bit is updated every time a serial byte is received in the UART. It is not valid unless the RXRDY bit is also set.



*I/O Map*

To reduce the load on the system data bus, the I/O bus is isolated from the main bus with a transceiver (see Sheet 4 description under Schematic Walk-through). The direction of the transceiver is controlled by the A0 line. Thus, all odd I/O addresses must be writes and all even addresses must be reads.

A7 A6 A5 A4	READ	WRITE
0 0 0 0	STATUS 1	CONTROL_WR
0 0 0 1	STATUS 2	
0 0 1 0		BLUE_WR1
0 0 1 1		
0 1 0 0		DISPLAY_WR1
0 1 0 1		
0 1 1 0		DISPLAY_WR2
0 1 1 1		
1 0 0 0		LCD_CTL_WR
1 0 0 1		SPEAKER
1 0 1 0		BLUE_WR2
1 0 1 1		
1 1 0 0	LCD	LCD
1 1 0 1		
1 1 1 0		(BLUE_WR3)
1 1 1 1		

**STATUS 1** ( U71, U75, sheet 5):

BIT 0 SWITCH\_ROW 0  
 BIT 1 SWITCH\_ROW 1  
 BIT 2 SWITCH\_ROW 2  
 BIT 3 SWITCH\_ROW 3  
 BIT 4 DIGIPOT\_FPK: serial output from the digipot chain, used for diagnostic feedback

**STATUS 2** (U71, U75, sheet 5):

BIT 0 ENC1 (phase A of the rotary encoder)  
 BIT 1 ENC2 (phase B of the rotary encoder)  
 BIT 2 footswitch tip  
 BIT 3 footswitch ring  
 BIT 4 LEFT\_INSERT\_STAT: 0 = plug inserted into left return  
 BIT 5 RIGHT\_INSERT\_STAT: 0 = plug inserted into right return

**CONTROL** (U66, sheet 4):

This is an addressable latch. A1 determines whether a bit is set or reset, and A2-A4 determines the bit to change.

## ADDRESS

01, 03 \_RESET\_DSP resets the 2186 when low.  
 04, 07 \_MUTE mutes the analog outputs when low.  
 09, 0B \_RESET\_LEX resets the lexichip when low.  
 0D, 0F AUX\_MONO\_SUM sums the right Aux input to the left when high  
 11, 13 SPEAKER\_SIM\_FREQ\_A  
 15, 17 SPEAKER\_SIM\_FREQ\_B  
 ; old11, 13 SOFT\_SAT enables soft saturation of the ADC when high.

; old15, 17     \_RESET\_ADC resets the ADC when low           (new for MPX G2)  
19, 1B         \_RESET\_DAC resets the DAC when low  
1D,1F         MIX\_INSERT   (new for MPX G2)

These signals are initialized to 0 by \_RESET.

**DISPLAY 1** (U74, sheet 3):

bit 0   column address 0  
bit 1   column address 1  
bit 2   column address 2  
bit 3   RIGHT\_ROW0  
bit 4   RIGHT\_ROW1  
bit 5   RIGHT\_ROW2  
bit 6   RIGHT\_ROW3

These signals are initialized to 0 by \_RESET1. There are five columns of LED's, starting at address 1 and ending at address 6. Address 0 is unused. The RIGHT\_ROW bits are active high, unlike the left row bits.

**DISPLAY 2** (U63, sheet 3):

bit 0   left row 0  
bit 1   left row 1  
bit 2   left row 2  
bit 3   left row 3  
bit 4   left row 4  
bit 5   left row 5  
bit 6   left row 6  
bit 7   left row 7

These bits are active low.

**LCD CONTROL** (U72, sheet 3):

bit 0   CONTRAST0  
bit 1   CONTRAST1  
bit 2   CONTRAST2  
bit 3   CONTRAST3  
bit 4   LCD\_READ  
bit 5   LCD\_ADDR1  
bit 6   SOFT\_SAT  
bit 7   (unused)

These signals are described in sheet 3 of the schematic walkthrough.

**SPEAKER**

Note: The speaker simulator freq is not used in REV2 and up.

The FPGA contains a programmable 8-bit counter, whose output, SPEAKER\_FREQ, drives the switched-capacitor speaker simulator filter. SPEAKER\_FREQ is a square wave whose frequency is 100 times the cutoff frequency of the filter. The counter should be programmed to:  $256 - (225792/F_c)$  where  $F_c$  is the cutoff frequency in Hz. The lowest cutoff frequency is 882 Hz. In the 3KHz - 7KHz range, changing the modulus by 1 changes the  $f_c$  by less than two semitones.

**BLUE\_WR1** (U64, sheet 5)

bit 0	SEND_SELECT
bit 1	_DSP_BYP
bit 2	FEEL_GOOD
bit 3	SHELF
bit 4	HIGH_PEAK
bit 5	DSP_BYP
bit 6	OVL LED (active high)
bit 7	LVL LED (active high)

These signals are initialized to 0 by \_RESET1.

**BLUE\_WR2** (U64, sheet 5)

bit 0	SUM_MONO
bit 1	RT_INSERT_CTL
bit 2	_MOJO_TONE_BYP
bit 3	_SX_TONE_BYP
bit 4	MOJO_BYP
bit 5	_SX_BYP
bit 6	_SPKR_SIM_BYP
bit 7	LEFT_INSERT_CTL

These signals are initialized to 0 by \_RESET1.

In addition, the following control lines are driven directly by the 2186:

\_DIGIPOT\_RST           strobes digipot data into the digipots  
DIGIPOT\_DATA           serial digipot control data  
DIGIPOT\_CLK            clocks the serial digipot data  
RESET\_PEDAL            when high, discharges the pedal ADC integrating cap.  
SEL\_ADCA and SEL\_ADCB and SEL\_ADCC select the front panel pot to be digitized:

B	A	
0	0	+5V cal voltage
0	1	Pot 1
1	0	Pot 2
1	1	Pot 3

## SCHEMATIC WALK-THROUGH

### *SHEET 1:*

This sheet shows the Z80 and 2186 wire-ORed onto the data and address busses. As the 2186 doesn't drive A14 and A15, these lines are pulled high and low, respectively, when the 2186 owns the bus. The values of R215 and R216 are a compromise to quickly bring the address lines to their correct values once the Z80 relinquishes the bus and not to pull too hard. The Tau of 2.2K with the 60 pF max capacitance on A15 is about 130 nsec. This is longer than the shortest time it could take the 2186 to regain the bus. The solution is to omit A14 and A15 from the decoding equations (where possible) when the DSP owns the bus. This works as long as the DSP doesn't make an SRAM access too soon after it has acquired the bus.

The relatively sluggish decoding of P15-P17 by the FPGA requires an 80 nsec EPROM.

The SRAM (U54) is made non-volatile by battery BAT1 and associated components (sheet 18).

The worst-case data bus loading is about 90 pF. The worst-case address bus loading is about 85 pF. The Z80 timings are done with 100 pF loads, so these loads should be acceptable. However, the 2186 timings are done with 50 pF loads, so I've added extra wait states to the 2186 bus access cycles, to be conservative.

The two 1N914 diodes and a 2.2K resistor on the EPROM/FLASH are necessary for power on pattern loading of the FPGA. The RD line is floating when power is first applied, so the diodes provide an active LOW OE to the EPROM while the FPGA boots. The FPGA signal goes HIGH when it is finished.

The 74HC4053 provides level shifting for the DigiPot control signals to +/- 2.5V.

### *SHEET 2*

Sheet 2 contains the Lexichip and 256K x 20 bits of audio DRAM. The DRAM layout allows for 1M x 4 chips.

### *SHEET 3:*

This sheet contains the display drivers.

The LEDs on the front panel are physically divided into those on the left of the LCD and those on the right. On the left are two discrete LED's for level meters and three 7-segment displays. On the right are 19 discrete LED's, that are organized as 5 columns of 4 rows. The row-column organization is based on MPX 1. The display and switch matrixes are the same, except that the level meters have been replaced by discrete level and clipping LED's.

Octal D-flop U74 clocks the IO\_DATA bus (a buffered version of the system data bus) on the rising edge of \_DISPLAY\_WR1. U74's low three bits are decoded by U69, to create five active-low column select lines. These are buffered and inverted by switching transistors Q33-Q37. When a selected COL line is driven high and a ROW line is driven low, the LED at the crosspoint of the col and row will light. Also, if one of the front panel switches in the selected column is pressed, the SWITCH\_ROW signal corresponding to its row will go high. Resistors R336, R338, R340, R342 and R344 pull non-selected columns to ground, which is necessary for the proper detection of the switches.

We drive the right row lines directly with U74. We can get away with this because U74 is only driving four lines, so the total current in the IC remains below 100 mA. However, because we need eight row drivers for the left display, we use discrete transistors Q25-Q32. The 100-Ohm resistors (R298, etc) limit the row current to about 28 mA.

Writing to octal D-flop U72 sets the LCD access mode. The Z80 sets LCD\_READ if the next LCD access will be a read, and clears it if the next access will be a write. The Z80 also sets LCD\_ADDR1 if the next access will be data transfer, and clears it if the next access will be command or status.

The four LSB's of U72, together with resistors R319-R322, form a crude DAC, which controls the LCD contrast voltage. Most LCD's require a contrast voltage between 0 and 5V, in which case R317 is installed and R318 is omitted. For those that require negative voltages, R318 is installed and R317 is omitted.

#### *SHEET 4:*

Octal transceiver U73 decouples the system data bus from the IO data bus in order to reduce loading on the system bus. \_IOREQ enables the transceiver, and ADDR0 controls the direction. Thus, all odd IO addresses must be writes, and all even ones reads.

The heart of this sheet is the FPGA, U45. This section will only provide an overview of the FPGA functionality.

U45 is a Xilinx Field-Programmable Gate Array (FPGA). It consists of a collection of 144 "Configurable Logic Blocks" (CLB's), each of which resembles a small PAL. The configuration of these CLB's, as well as the inter-CLB routing, is held in the FPGA's internal SRAM, which is loaded during power-up from the upper 4Kbytes of the EPROM. On power-up, U45 reads the EPROM by driving ADDR0-ADDR15 and \_ROM\_EN. Once it is configured, it stops driving the address lines, then brings DONE high, which brings the Z80 out of reset and gives it control of the bus. The power-up sequence is described later.

U45 performs the following tasks:

**ADDRESS DECODING.** U45 does some of the address decoding and chip select generation. It creates:  
 P15-P18, the upper bank addresses for the EPROM,  
 RAM\_A14, the upper address for the SRAM,  
 \_ROM\_EN, the EPROM chip select,  
 \_HI\_RAM\_EN, the chip select for the high byte of SRAM,  
 \_LO\_RAM\_RD, the read strobe for the low byte of SRAM,  
 \_LO\_RAM\_WR, the write strobe for the low byte of SRAM,  
 \_LEX\_WR, the lexichip write strobe,  
 \_LEX\_EN, the lexichip chip select,  
 LCD\_EN, the LCD strobe,  
 \_RD\_STATUS, which gates the status registers (U528 and U532, sheet 5) onto the data bus,  
 \_CONTROL\_WR, which clocks the addressable latch U518.

Some of the I/O address decoding is at U67, an HC138.

**CLOCK GENERATION.** U45 divides \_MC (512 FS) from the lexichip to make 256FS, 128FS, \_128FS, 8FS, FS, and FS\_QUAD, which are used by the A/D and D/A converters and the serial link between the 2186 and the lexichip. FS\_QUAD is a version of FS, which leads FS by 90 degrees. It is used to mux data to/from the A/D and D/A converters. RETURN\_SCLK is a special narrow-duty-cycle version of 128FS, which meets the bitclock requirements of the CS5335.

**SYNCHRONIZED WORD CLOCK.** U45 synchronizes its internally generated word clock (FS) to the Lexichip's master clock (\_MC), to create \_LEX\_WC.

**MIDI UART.** U45 contains a stripped-down UART capable of sending and receiving asynchronous data at 31.25 Kbaud. When it receives a byte, it asserts \_INT, which interrupts the Z80.

**WAIT STATE GENERATOR.** U45 decodes Z80 accesses to the Lexichip and LCD, adding two wait states for Lexichip accesses and four for LCD accesses.

LEXICHIP SYNCHRONIZATION. U45 uses LEXPHSAB from the Lexichip to make sure that write accesses to the Lexichip remain stable during the Lexichip's "A" phase. It also generates LEXPHSDA, which clocks the address bus into U55 and U56 to meet the Lexichip's address setup and hold requirements.

BUS ARBITRATION. When U45 sees a high DEG0 from the Lexichip, which happens about half-way through the Lexichip's word clock cycle, it asserts `_ZBUSREQ`. The Z80 gets off the bus and asserts `_ZBUSACK`. When U45 sees this, it asserts `DSP_ON_BUS`, which gives the 2186 access to the system bus. Once the 2186 has finished, it writes to an internal register in U45, which clears `DSP_ON_BUS`, giving the bus back to the Z80. When the Z80 wants to sync up to the Lexichip's first instruction, it writes to a special register in the Lexichip, which asserts `_LEX_WAIT`. U45 OR's this signal into the `_ZBUSREQ` signal. This halts the Z80 until the Lexichip reaches the top of its instruction list.

An addressable latch was used for U66 instead of a D-flop because the control lines are likely to be set and cleared independently. With an addressable latch, it is easier to set and clear individual bit.

#### *SHEET 5:*

Sheet 5 includes the inputs, the LCD interface, the MPX G2-specific control signals, and the pedal A/D converter.

U75 reads the multiplexed switches from the right front panel, the encoder, and the footswitches. R646-R649, C554 and C556 help to debounce the encoder. U71 reads other status signals.

D-flops U64 and U65 create the MPX G2-specific control signals.

MPX G2 has a five-channel footpedal A/D: the footpedal, three front-panel pots, and a 5V reference, used to calibrate the front-panel pots. The A/D converter is the integrating type made from current source Q13, comparator U10 and a 16-bit timer in the 2186.

To start the conversion, the 2186 brings `RESET_PEDAL` high, which turns on Q14, which discharges capacitor C72 to less than 0.2V. Next, the 2186 selects whether to digitize the foot pedal or the pots. It does this with a signal called `SELECT_FOOT`, which is bit 5 of register 1 inside the FPGA. When `SELECT_FOOT` is high, the footpedal comparator output (`FOOT_COMP`) is routed to the 2186's interrupt (`PEDAL_ADC`). When `SELECT_FOOT` is low, the pot comparator (`POT_COMP`) goes to `PEDAL_ADC`. If a pot has been selected, the 2186 selects which pot with control lines `SEL_ADCA` and `SEL_ADCA` and `SEL_ADCC`.

The 2186 then starts its timer and brings `RESET_PEDAL` low. C72 starts to charge from the current source. Once the capacitor voltage exceeds the voltage to be digitized, `PEDAL_ADC` goes low. This produces a high-level interrupt on the 2186, which disables the timer. At its convenience, the 2186 reads the timer and derives the voltage on the pedal. This technique allows high resolution (14 bits) and low cost. The input voltage range is 0-10 V. R101 puts the 5V-excitation voltage on the pedal ring, while preventing excessive current draw from the 5V supply.

#### *SHEET 6:*

The MIDI in connector (J13) does double duty as the interface to the MIDI remote. In addition to the standard MIDI input signals on pins 4 and 5, it sends a copy of MIDI out to pins 1 and 3, and also routes power from the remote power jack (J14) to pins 6 and 7.

Opto\_isolator U12 provides the necessary MIDI input isolation. U44 and Q16 create a copy of the MIDI input signal, and send it to the MIDI thru jack (J12). Q15 and Q17 buffer the `MIDI_OUT` data from the FPGA, and send it out J11 and J13. `MIDI_OUT` is pulled to ground with R105 because during initialization, the FPGA IO pins are "weakly pulled up" as the Xilinx literature so accurately puts it.

## *SHEET 18:*

This sheet includes the reset circuit and SRAM battery backup.

During power-up, U43 pin 1 pulls `_RESET` to ground until the voltage at pin 2 rises above approximately 4.3V. R195 and C208 form a power-on delay. R195 charges C208, which keeps Q20 turned on until its base reaches  $V_{cc}-1.2V$ . At that point, Q20 turns off, and U43 pin 1 goes to  $V_{cc}$ . This causes `_RESET` to go high.

D33 is there to allow a quick response to loss of  $V_{cc}$ . When  $V_{cc}$  slips below 4.3V, D33 is back-biased. D32 provides a quick discharge path for C208 to allow long resets in the event of short losses of  $V_{cc}$ .

Jumper W3 provides a manual reset.

When  $V_{cc}$  is absent, Q21 is off, and the SRAM's supply voltage (VRAM) comes from the lithium battery. In order for the SRAM to go into power-down mode, its chip enable pin (`WRITE_PROTECT`) must be high. R200 ties `WRITE_PROTECT` to VRAM.

When  $V_{cc}$  is present, but `_RESET` is active, Q21 will be off, which keeps Q22 off as well. This keeps `WRITE_PROTECT` high, protecting the SRAM contents until the system is stable.

When  $V_{cc}$  is present and `_RESET` is off, Q21 is on, which brings `WRITE_PROTECT` low and turns on Q22, which couples  $V_{cc}$  to VRAM. D34 keeps  $V_{cc}$  from charging the battery, and R203 adds extra protection to the battery, as required by some regulating agencies.

Power resistors R113, R114, R116, and R117 are needed to meet the power supply's minimum current specs.

## DETAILS

### *Power-On Sequence*

When +5V comes on from a cold start, it charges C206, and roughly 100 msec later (the timing is not critical), `_RESET` goes high. Refer to sheet 18 of the schematic walk-through for a description of the reset circuit.

The first thing to come out of reset is U45, the FPGA (sheet 4). It has an internal low-voltage detector, so it starts its initialization phase when  $V_{cc}$  rises above about 2.8V AND `_RESET` goes high. When the FPGA enters its initialization phase, it drives ADDR0-ADDR15 and `_ROM_EN`, and reads roughly 4 Kbytes of configuration data from the ROM's upper memory. It then performs an error check on the data. If the check fails, it keeps retrying to reload the data. If there are problems with the EPROM, data, or address busses, the FPGA will load forever. This is a handy feature, because the FPGA will toggle the address lines, making it possible to check for shorts and opens in the bus.

During the initialization phase, the FPGA pulls all IO pins to 5V through high-impedance resistors. During the initialization phase, a roughly 1 MHz clock will appear on pin 74 of U45. If this clock never appears, and U45 pin 55 (DONE) stays low, U45 is dead.

**IMPORTANT NOTE:** manually pulling `_RESET` low (e.g. by shorting W3 on sheet 18) does NOT put the FPGA into initialization phase. It only resets the states of the flip-flops inside of it. The only way to put the FPGA into initialization phase is to cycle power.

When the initialization phase finishes, DONE goes high, which brings `_RESET1` high, which brings the Z80 out of reset. The Z80 performs power-on diagnostics of the system.

Once the Z80 passes its diagnostics, it gives the bus to the 2186 so that it can perform its own diagnostics. The two processors pass the bus back and forth until all of the diagnostics are completed. Then the Z80

performs a synchronization. When this is completed, the 2186 will own the bus about 30% of time, starting just after the rising edge of FS (located above U15). Power-up is complete.

*FPGA Serial Communications*

The serial data is clocked to/from the A/D and D/A converters at 128FS. A quadrature word clock (FS\_QUAD) allows muxing four channels of A/D and D/A into a single serial port. All A/D and D/A data is in I<sup>2</sup>S format, meaning MSB-first, starting one bit cell after the rising or falling edge of the converter's word clock.

The serial link between the 2186 and the Lexichip is broken into 128 time slots organized as 8 bidirectional channels of 16-bit data:

TIME SLOT	DSP_LEX_DATA	LEX_DSP_DATA
9-24	RIGHT REVERB	RIGHT REVERB
25-40	LEFT DELAY	LEFT DELAY 1
41-56	RIGHT DELAY	LEFT DELAY 2
57-72		LEFT DELAY 3
73-88		RIGHT DELAY 1
89-104		RIGHT DELAY 2
105-120		RIGHT DELAY 3
121-8	LEFT REVERB	LEFT REVERB



## Chapter 7 - Parts List

### Main Board

PART NO.	DESCRIPTION	QTY	EFFECTIVE	INACTIVE	REFERENCE
200-12358	POT,RTY,5K25AX2,7MMFL,14,20L	1.00			R61
202-00499	RES,CF,5%,1/2W,27 OHM	2.00			R348,349
202-00525	RES,CF,5%,1/4W,510 OHM	1.00		■10/06/98	ECO (RY1/C38)
202-09296	RES,CF,5%,1/8W,1K OHM	1.00		■10/06/98	ECO (R230/R232)
202-09794	RESSM,RO,0 OHM,0805	7.00			R62,63,243,244,336 R388,390 R392,418
202-09897	RESSM,RO,5%,1/10W,470 OHM	2.00			R353-361,365-368 R370-381,386
202-09899	RESSM,RO,5%,1/10W,47 OHM	26.00			R51,66,69,70,257,262 R264,344,351,420,430 R431,434,435
202-10557	RESSM,RO,5%,1/10W,4.7K OHM	14.00			R8,13,24,29,40,41 R67,68,292,295,339 R383-385,451,453,454
202-10558	RESSM,RO,5%,1/10W,47K OHM	17.00			R249,255,309 R38,93,95,96,140 R146,162,179-182 R114,115,195,196 R318,319
202-10559	RESSM,RO,5%,1/10W,100 OHM	3.00			R391
202-10569	RESSM,RO,5%,1/10W,10 OHM	11.00			R4,9,20,25,47,72 R394,396,398,400 R402,404,406,408 R424-428,433
202-10573	RESSM,RO,5%,1/10W,470K OHM	6.00			R245,248,252,254 R311,313 R410,411
202-10574	RESSM,RO,5%,1/10W,10M OHM	1.00			R250,256
202-10586	RESSM,RO,5%,1/4W,100 OHM	20.00			R415-417,436,438 R440,442,444 R75
202-10597	RESSM,RO,5%,1/10W,180 OHM	6.00			R39,42,449 R77,78,81,82,84 R85,87
202-10598	RESSM,RO,5%,1/10W,330 OHM	2.00			R86
202-11040	RESSM,RO,5%,1/10W,150 OHM	2.00			■10/06/98
202-11041	RESSM,RO,5%,1/10W,680 OHM	8.00			R1,6,11,22,27 R53,58
202-11043	RESSM,RO,5%,1/10W,24K OHM	1.00			10/06/98 ■
202-11071	RESSM,RO,5%,1/4W,75 OHM	3.00			R1,6,11,22,27,49 R53,58
202-11072	RESSM,RO,5%,1/4W,220 OHM	7.00			R14,17,269,270,289 R290,293,333,337,338
202-11073	RESSM,RO,5%,1/4W,270 OHM	1.00			R132,137
202-11074	RESSM,RO,5%,1/4W,510 OHM	7.00			R16,19
202-11683	RESSM,RO,5%,1/10W,5.1 OHM	10.00			R138,144
202-12484	RESSM,RO,5%,1/10W,510K OHM	2.00			R409
202-12893	RESSM,RO,5%,1/10W,560K OHM	2.00			R423
202-12894	RESSM,RO,5%,1/10W,1.3M OHM	2.00			R30,31,36,37,106
202-12929	RESSM,RO,5%,1/4W,68 OHM	1.00			R273,275,282,284 R326,327
202-12933	RESSM,RO,5%,1/4W,10 OHM	1.00			R76,79,83,88,343 R362-364,382,419
203-10424	RESSM,RO,1%,1/10W,4.99K OHM	5.00			R73
203-10577	RESSM,RO,1%,1/10W,1.91K OHM	6.00			R97,99
203-10578	RESSM,RO,1%,1/10W,2.21K OHM	10.00			R184,185
203-10579	RESSM,RO,1%,1/10W,2.49K OHM	1.00			R52,56,57,74,94,98 R103,104,116-120 R136,189,223-225 R231,233,263 R272,274,278
203-10580	RESSM,RO,1%,1/10W,3.01K OHM	2.00			
203-10581	RESSM,RO,1%,1/10W,3.32K OHM	2.00			
203-10583	RESSM,RO,1%,1/10W,10.0K OHM	51.00			

PART NO.	DESCRIPTION	QTY	EFFECTIVE DATE	INACTIVE	REFERENCE
					R279,281,283,285 R286,300-304,317 R320,322-325,328 R341,342,352 R421,429,432,446 R447,450,455
203-10896	RESSM,RO,1%,1/10W,1.00K OHM	48.00		10/06/98	R3,43-46,55,60 R64,65,71,80,105 R110,135,141,164 R170,171,177,178 R229,258-261,306 R307,340,345-347 R350,393,395,397,399 R401,403,405,407 R412-414,437,439 R441,443,445
203-10896	RESSM,RO,1%,1/10W,1.00K OHM	49.00	10/06/98		R3,43-46,55,60,64 R65,71,80,105,110 R135,141,164,170,171 R177,178,229,232 R258-261,306,307,340 R345-347,350,393,395 R397,399,401,403,405 R407,412-414,437,439 R441,443,445
203-10897	RESSM,RO,1%,1/10W,2.00K OHM	36.00			R107-109,112,113 R122,123,125-131 R147,149-158,169 R174,175,190,191 R209-212,236,237 R246,247,251,253 R310,312
203-10898	RESSM,RO,1%,1/10W,4.87K OHM	6.00			R111,134,143
203-10992	RESSM,RO,1%,1/10W,6.04K OHM	3.00			R15,18,222,291,294
203-11080	RESSM,RO,1%,1/10W,1.15K OHM	5.00			R54,59
203-11083	RESSM,RO,1%,1/10W,49.9K OHM	2.00			R167
203-11110	RESSM,RO,1%,1/10W,16.5K OHM	1.00			R448
203-11493	RESSM,RO,1%,1/10W,3.92K OHM	1.00			R2
203-11519	RESSM,THIN,1%,1.00M OHM,MELF	1.00			R198
203-11546	RESSM,RO,1%,1/10W,14.0K OHM	1.00			R199
203-11547	RESSM,RO,1%,1/10W,715K OHM	1.00			R172
203-11707	RESSM,RO,1%,1/10W,150K OHM	1.00			R32,35
203-11723	RESSM,RO,1%,1/10W,4.75K OHM	2.00			R159-161,197,265-268 R308,334,335
203-11724	RESSM,RO,1%,1/10W,150 OHM	11.00			R221
203-11731	RESSM,RO,1%,1/10W,1.62K OHM	1.00			R201,205,214,217
203-11737	RESSM,RO,1%,1/10W,5.76K OHM	4.00			R239,242
203-11739	RESSM,RO,1%,1/10W,8.66K OHM	2.00			R173
203-11742	RESSM,RO,1%,1/10W,75.0K OHM	1.00			R48,121,165,166,168 R186,187,208,234 R305,321,452
203-11743	RESSM,RO,1%,1/10W,100K OHM	12.00			R5,7,10,12,21,23 R26,28,50,139 R145,369
203-11744	RESSM,RO,1%,1/10W,1.00M OHM	12.00			R89-92,296-299
203-11889	RESSM,RO,1%,1/10W,110 OHM	8.00			R226
203-11891	RESSM,RO,1%,1/10W,2.26K OHM	1.00			R227
203-11897	RESSM,RO,1%,1/10W,21.5K OHM	1.00			R277,288
203-11996	RESSM,RO,1%,1/10W,6.49K OHM	2.00			R203,206,216,218
203-11997	RESSM,RO,1%,1/10W,13.7K OHM	4.00			R100,183,193,228 R329-332,422
203-11998	RESSM,RO,1%,1/10W,20.0K OHM	9.00			R200,204,213,219 R235,240,276,287
203-12249	RESSM,RO,1%,1/10W,5.36K OHM	4.00			R133,142
203-12383	RESSM,RO,1%,1/10W,5.11K OHM	4.00			R192,194
203-12476	RESSM,RO,1%,1/10W,4.02K OHM	2.00			R202,207,215,220
203-12493	RESSM,RO,1%,1/10W,806 OHM	2.00			R238,241
203-12495	RESSM,RO,1%,1/10W,3.16K OHM	4.00			
203-12496	RESSM,RO,1%,1/10W,3.24K OHM	2.00			

PART NO.	DESCRIPTION	QTY	EFFECTIVE INACTIVE	REFERENCE
203-12497	RESSM,RO,1%,1/10W,8.25K OHM	2.00		R124,148
203-12499	RESSM,RO,1%,1/10W,45.3K OHM	1.00		R163
203-12523	RESSM,RO,1%,1/10W,6.98K OHM	1.00		R176
203-12896	RESSM,RO,1%,1/10W,147 OHM	1.00		R188
203-12897	RESSM,RO,1%,1/10W,976 OHM	2.00		R33,34
203-12898	RESSM,RO,1%,1/10W,47.5K OHM	2.00		R101,102
203-12934	RESSM,RO,1%,1/10W,82.5 OHM	2.00		R271,280
203-12935	RESSM,RO,1%,1/10W,1.65K OHM	3.00		R314-316
240-00608	CAP,ELEC,2.2uF,50V,RAD	1.00		C351
240-00614	CAP,ELEC,47uF,16V,RAD	29.00		C38,43,46,99,100,106 C107,112,113,118 C119,122,134-136 C139,195,196,205 C218,220,238,239 C241,260-262,265,416
240-05764	CAP,ELEC,330uF,25V,RAD,LO-PRO	3.00		C150,153,415
240-06611	CAP,ELEC,1000uF,25V,RAD	2.00		C395,403
240-07335	CAP,ELEC,47uF,25V,RAD,NON-POL	7.00		C16,17,22,23,31,32 C414
240-09367	CAPSM,ELEC,10uF,25V,NONPOL,20%	2.00		C40,45
240-09786	CAP,ELEC,100uF,25V,RAD,LOW ESR	1.00		C356
240-10758	CAPSM,ELEC,1uF,50V,20%,5.5mmH	3.00		C177,268,417
240-11827	CAPSM,ELEC,10uF,16V,20%	54.00		C10,11,62,64,66,67 C69,70,74-76,93-98 C142,145,146,148 C193,201,221,237 C270,273,275,278 C283,284,302,303 C305,307-309,311 C312,314,315,317 C318,321,322,327 C330,344,345,349 C350,363,413,420
240-12483	CAP,ELEC,100uF,10V,NONPOL,20%	3.00		C182,332,333
244-00662	CAP,MYL,.1uF,100V,RAD,5%	3.00		C255,291,293
244-01488	CAP,MYL,.22uF,100V,RAD,10%	5.00		C152,155,157,159,354
244-02342	CAP,MYL,.68uF,50V,RAD,10%	1.00		C219
244-06883	CAP,MYL,.01uF,100V,RAD,5%	2.00		C54,331
244-10423	CAP,MYL,.22UF,10%,RAD	1.00		C1
244-11588	CAP,MYL,.039uF,100V,RAD,10%	1.00		C215
244-12482	CAP,MYL,.15uF,50V,RAD,5%	2.00		C79,185
244-12490	CAP,MYL,.056uF,50V,10%,RAD	1.00		C210
245-09291	CAPSM,CER,470pF,50V,COG,5%	1.00		C352
245-09876	CAPSM,CER,.01uF,50V,Z5U,20%	1.00		C36
245-09895	CAPSM,CER,10pF,50V,COG,10%	13.00		C19,26,114,117,130 C133,167,168,227 C292,300,371,372 C55-59,61
245-10561	CAPSM,CER,100pF,50V,COG,5%	6.00		C2,7,8,13,14,35,39 C44,49,50,151,154
245-10562	CAPSM,CER,150pF,50V,COG,10%	15.00		C156,158,355 C103,269,274,326 C382,383,387,388
245-10587	CAPSM,CER,18pF,50V,COG,10%	8.00		C172
245-10976	CAPSM,CER,47pF,50V,COG,5%	1.00		C200,285,287,294
245-10977	CAPSM,CER,330pF,50V,COG,5%	7.00		C296,338,340
245-11594	CAPSM,CER,2200pF,50V,COG,5%	3.00		C279,280,346
245-11595	CAPSM,CER,.01uF,50V,COG,5%	8.00		C225,226,231,234 C249,250,404,406
245-11598	CAPSM,CER,8200pF,50V,COG,5%	1.00		C165
245-11625	CAPSM,CER,33pF,50V,COG,5%	1.00		C88
245-12485	CAPSM,CER,.1uF,25V,Z5U,20%	219.00		C3-6,9,12,15,18,20 C24,27-30,33,34,41 C42,47,48,51-53,60 C63,65,68,71-73,77 C78,80-82,84-87 C90-92,101,102,104 C105,108-111,115

PART NO.	DESCRIPTION	QTY	EFFECTIVE DATE	INACTIVE	REFERENCE
					C116,120,121,123-129 C131,132,137,138,140 C141,143,144,147,149 C160-164,166,169-171 C173-176,178-181,183 C184,186-192,194 C197-199,202-204 C206-209,211,214,216 C217,222,223,229,230 C232,233,235,236,240 C242-248,251-254 C256-259,263,264,266 C267,271,272,276,277 C281,282,289,290,298 C299,301,304,306,310 C313,316,319,320 C323-325,328,329 C334-337,342,343,347 C348,353,357-362 C364-370,373-381 C384-386,389-394 C396-402,405,407-412 C418,419
245-12486	CAPSM,CER,5600pF,50V,COG,20%	7.00	08/18/98		C89,286,288,295 C297,339,341 C224 C228
245-12487	CAPSM,CER,.018uF,50V,COG,10%	1.00			C83,212
245-12488	CAPSM,CER,.022uF,50V,COG,10%	1.00			C21,25,213
245-12522	CAPSM,CER,120pF,50V,COG,10%	2.00			C89,286,288,295 C297,339,341
245-12524	CAPSM,CER,68pF,50V,COG,5%	3.00			FB15,16
245-12962	CAPSM,CER,5600pF,50V,COG,5%	7.00	08/18/98		FB1-14
270-06671	FERRITE CHOKE,2.5 TURN	2.00			D20,29-31,41,52,53 D58-65,67-69
270-11545	FERRITESM,CHIP,600 OHM,0805	14.00			D1-11,14-19,23-28 D32,33,36-38,42-51 D54,55
300-10509	DIODESM,1N914,SOT23	18.00			D21,22,34,35,56,57 D66
300-10563	DIODESM,DUAL,SERIES,GP,SOT23	40.00			Q3,21,24,28,33,52-59 Q9-13,17,18,26,31 Q32,35,38,41,60 Q8,16,25,27,30,39 Q40,42,43,61
300-11599	DIODESM,GP,1N4002,MELF	7.00			Q4,22,23,29,34,44-51 Q1,2,5-7,14,15,19 Q20,36,37
310-10422	TRANSISTORSM,2N4403,SOT23	13.00			U85
310-10510	TRANSISTORSM,2N3904,SOT23	14.00			U86,87
310-10565	TRANSISTORSM,2N3906,SOT23	10.00			U83
310-10566	TRANSISTORSM,2N4401,SOT23	13.00			U95
310-12196	TRANSISTORSM,J108,N-CH,SOT23	11.00			U92,94
330-09350	IC,DIGITAL,LEXICHIP 2	1.00			U102
330-09877	ICSM,DIGITAL,74HC174,SOIC	2.00			U91
330-10417	ICSM,DIGITAL,74HC00,SOIC	1.00			U103
330-10523	ICSM,DIGITAL,74HCU04,SOIC	1.00			U97-99,101
330-10527	ICSM,DIGITAL,74HC138,SOIC	2.00			U100,104
330-10533	ICSM,DIGITAL,74HC245,SOIC	1.00			U30,71
330-10534	ICSM,DIGITAL,74HC259,SOIC	1.00			U29,70
330-10535	ICSM,DIGITAL,74AC273,SOIC	1.00			U11,69
330-10536	ICSM,DIGITAL,74HC273,SOIC	4.00			U10,68
330-11094	ICSM,DIGITAL,74HC257,SOIC	2.00			U77
340-00742	IC,LIN,7805 (LM 340 T-5)	2.00	10/06/98		U2,4,5
340-01525	IC,LIN,7905,-5V REG	2.00			U8,24
340-07726	IC,LIN,LM337T,TO-220	2.00			U1,6,7,15-17,20,21 U23,26,32,34-36
340-08225	IC,LIN,LM317T,TO-220	2.00			
340-10567	ICSM,LIN,MC34164,+5V MON,SOIC	1.00			
340-10877	ICSM,LIN,4556,DUAL OP AMP,SOIC	3.00			
340-11045	ICSM,LIN,LM393,DUAL COMP,SOIC	2.00			
340-11573	ICSM,LIN,NJM4580,DUAL OPAMP,SOP	33.00			

PART NO.	DESCRIPTION	QTY	EFFECTIVE	INACTIVE	REFERENCE
					U38-40,45,48-50,53 U55-57,59,62,63,65 U66,72-74
340-11574	ICSM,LIN,TLC2272,DUAL OPAMP,SOP	1.00			U33
340-11597	ICSM,LIN,TL072,DUAL OPAMP,SOIC	2.00			U25,46
340-12936	ICSM,LIN,OPA2134,DU OP AMP,SO8	2.00			U19,47
340-13540	IC,LINEAR,LM2940C,5V REG,TO220	2.00	10/06/98		U30,71
346-10507	ISCM,SS SWITCH,74HC4051,SOIC	1.00			U96
346-10508	ICSM,SS SWITCH,74HC4053,SOIC	9.00			U18,22,27,28,37,52 U58,60,61
346-12489	ICSM,SS SWITCH,74HC4052,SOIC	2.00			U51,54
350-11046	ICSM,SRAM,32KX8,85NS,SOIC,20UA	1.00			U89
350-11084	ICSM,FPGA,3042A,10X10,7NS,PLCC	1.00			U84
350-11540	IC,FLASH,4M,MPXG2,V1.00	1.00			U93
350-12384	ICSM,DRAM,1MX4,60NS,SOJ	5.00			U78-82
355-11581	ICSM,DIGI-POTX2,AUDIO,45K,SOP	9.00			U3,12-14,31,41-44
355-12333	ICSM,DAC,CS4390,24BIT,STR,SSOP	2.00			U67,75
355-13141	ICSM,ADC,CS5360,24BIT,STR,SSOP	2.00			U64,76
365-11092	ICSM,UPROC,Z80,CMOS,10MHZ,PLCC	1.00			U90
365-11898	ICSM,uPROC,ADSP2186,TQFP	1.00			U88
375-12982	IC,OPTO-ISOL,HCPL2601	1.00			U9
390-12144	CRYSTALSM,16.000MHz,PAR,18pF	1.00			Y2
390-12385	CRYSTALSM,10.000MHz,PAR,HC49	1.00			Y3
390-12386	CRYSTALSM,22.5792MHz,PAR,HC49	1.00			Y1
410-03584	RELAY,2P2T,LOW LEVEL,DIP,12V	1.00			RY1
430-10419	LEDSM,INNER LENS,RED	2.00			D39,40
460-04285	BAT,LITH,3V@160mAh,VERT COIN	1.00			BAT1
510-06042	CONN,DC POWER,PC,DJ005,2.5MM	1.00			J15
510-09790	CONN,DIN,5FC@180DEG,PCRA,SHLD	2.00			J12,13
510-10745	CONN,POST,100X025,HDR,2MC,POL	4.00			J21,22;W1,3
510-10881	CONN,XLR,3MC,PCRA,PLASTIC CMPT	2.00			J2,5
510-10984	CONN,JMP,.6X2.5MM,16FC,TRAP	1.00			J19
510-11049	CONN,DIN,7FC@270DEG,PCRA,SHLD	1.00			J14
510-11087	1/4"PH JACK,PCRA,3C,SW-TR,G,FT	5.00			J3,4,6,10,11
510-11390	CONN,POST,079,HDR,16MC,LC	1.00			J20
510-11548	1/4"PH JACK,PCRA,2C,SW-T,G,FT	2.00			J1,7
510-11549	1/4"PH JACK,PCRA,2C,SW-TS,FT	2.00			J8,9
510-11585	CONN,POST,079,HDR,12MC,LC	2.00			J17,18
520-09736	IC,SCKT,32 PIN,PC,TIN,LO-PRO	1.00			U93
680-11067	CABLE,.156,HSG/ST&T,6C,9.5"	1.00			J16
701-12859	SHIELD,1/4"PH JACK,.76X.9X.55	1.00			OVER J1
704-06165	HEAT SINK,TO-220,AAVID 5968B	2.00			U30,71
710-11520	PC BD,MAIN,MPXG2	1.00		10/06/98	REV 6 PC BOARD
710-11520	PC BD,MAIN,MPXG2	1.00	10/06/98		REV 7 PC BOARD
720-03571	TAPE,KAPTON,1/2"	0.00		10/06/98	RY1/C38 RESISTOR
740-11287	LABEL,S/N,PCB,PRINTED	1.00			

### Display Board

430-11088	LED,DSPLY,7-SEG,GRN,3DIG,.56	1.00			DISP1
680-11587	CABLE,079,SCKT/SCKTRA,12C,2.5"	1.00			J1
710-11530	PC BD,DSPLY,MPXG2	1.00			
MPX G2 FRONT PANEL POT BOARD					
200-11570	POT,RTY,CONC,10K25AX3,12,35L	1.00			R4
200-12173	POT,RTY,PC,10KBX2,6MMFL,16,30L	3.00			R1-3
240-11827	CAPSM,ELEC,10uF,16V,20%	1.00			C1
245-12485	CAPSM,CER,.1uF,25V,Z5U,20%	2.00			C2,3
340-11573	ICSM,LIN,NJM4580,DUAL OPAMP,SOP	1.00			U1
430-07325	LED,RED,T1,LITON	1.00			D1
430-07326	LED,GRN,T1,LITON	1.00			D2
510-10546	CONN,POST,079,HDR,4MC	1.00			J2
510-11585	CONN,POST,079,HDR,12MC,LC	1.00			J1

PART NO.	DESCRIPTION	QTY	EFFECTIVE	INACTIVE	REFERENCE
510-12874	CONN,POST,100X025,HDR,2MC,PCRA	2.00			J3,4
710-11529	PC BD,FP POT,MPXG2	1.00			

### Front Panel Input Board

202-11074	RESSM,RO,5%,1/4W,510 OHM	1.00			R3
203-10896	RESSM,RO,1%,1/10W,1.00K OHM	1.00			R2
203-11744	RESSM,RO,1%,1/10W,1.00M OHM	1.00			R1
244-10423	CAP,MYL,.22UF,10%,RAD	1.00			C1
245-09895	CAPSM,CER,10pF,50V,COG,10%	1.00			C4
245-10562	CAPSM,CER,150pF,50V,COG,10%	1.00			C5
245-12485	CAPSM,CER,.1uF,25V,Z5U,20%	2.00			C2,3
270-11545	FERRITESM,CHIP,600 OHM,0805	1.00			FB1
300-10563	DIODESM,DUAL,SERIES,GP,SOT23	1.00			D1
340-11573	ICSM,LIN,NJM4580,DUALOPAMP,SOP	1.00			U1
510-10546	CONN,POST,079,HDR,4MC	1.00			J1
510-11582	1/4"PH JACK,PCRA,2C,SW-T,G,PT	1.00			J4
510-12874	CONN,POST,100X025,HDR,2MC,PCRA	2.00			J2,3
710-11531	PC BD,FP INPUT,MPXG2	1.00			

### Chassis/Mechanical

430-12512	DISP,VF,16X2CHAR,5X7DOT	1.00			TO MAIN BD (J20)
454-11095	SW,ROCKER,1P2T,6A@250,VERTSLIM	1.00			POWER SWITCH
550-11063	KNOB,.84,6MM/FL,BLK	1.00			ENCODER
550-11560	KNOB,.43X.65,6MM/FL,BLK,LINE	3.00			LEVEL POTS
550-11561	KNOB,.43X.48,6MM/FL,BLK,LINE	2.00			CONCENTRIC POT, REAR LEVEL POT
550-11562	KNOB,.61,8MM,CONC,BLK,LINE	1.00			CONCENTRIC POT
630-11484	GASKET,KEYPAD,3X3,MPX 1	1.00			SWITCH ASSY
640-10467	SCRW,M3X6MM,FH,PH,BZ	4.00			FP ASSY TO CHASSIS & INSERT
640-10498	SCRW,M3X6MM,PNH,PH,BZ	16.00			MAIN BD TO CHAS (4); PWR SUP TO CHAS (4); CVR TO CHAS REAR(4); BRACKET TO COVER/ CHASSIS/INSERT (4)
641-11466	SCRW,TAP,#4X3/8,PNH,PH,BZ,TRI	4.00			XLR CONN TO CHASSIS
641-11834	SCRW,TAP,AB,#2X1/4,PNH,PH,ZN	5.00			DIN CONN TO CHAS(3); DISPLAY TO INSERT(2)
643-10492	NUT,M4X.7MM,KEP,ZN	1.00			CHASSIS GND
644-01747	WSHR,INT STAR,#4,ZN	1.00			PWR SUP GND
644-10494	WSHR,FL,M4CLX9ODX.8MM THK	1.00			CHASSIS GND
650-10427	RVT,SNAP-IN,.12DIA,NYL	5.00			SW ASSY (3) & DSPLY BD (2) TO INSERT
680-11295	CABLE,079,SCKT/SCKT,16C,2.5"	1.00			SW ASSY TO MAIN BD (J20)
680-12480	CABLE,AC PWR,2C,SHLD,12.75"	1.00			PWR SUP TO AC CONN & PWR SW
680-12516	CABLE,RIB,24G,14CX,1,3.25"L	1.00			DISPLAY TO MAIN BD
680-12870	CABLE,079,SCKT/SCKT,12C,2.5"	1.00			POT BD (J1) TO MAIN BD (J17)
680-12871	CABLE,079,SCKT/SCKT,4C,3"	1.00			FP INPUT BD (J1) TO POT BD (J2)
680-12872	CABLE,COAX,.100,SCKTX2,2C,2.5"	1.00			POT BD (J3) TO MAIN BD (W3)
680-12873	CABLE,COAX,.100,SCKTX2,2C,10"	3.00			FP INPUT BD (J2) TO MAIN BD (J22); MAIN BD (J21) TO POT BD (J4); FP INPUT BD (J3) TO MAIN BD (W1)
700-11555	CHASSIS,INSERT,FP,MPXG2	1.00			
700-11556	CHASSIS,1UX12,MPXG2	1.00			
700-12479	COVER,TOP,1UX12	1.00			
701-11061	BRACKET,MTG,RACK,1U,MPX 1	2.00			
702-11490	COVER,PROT,PS,2.9X5.7	1.00			

PART NO.	DESCRIPTION	QTY	EFFECTIVE	INACTIVE	REFERENCE
702-11550	PANEL,FRONT,MPXG2	1.00			
703-11553	LENS,5.4X1.25,MPXG2	1.00			
740-08556	LABEL,GROUND SYMBOL,0.5"DIA	1.00			CHASSIS GND
740-08558	LABEL,TUV CERTIFIED,BAYERN	1.00			TOP COVER
740-09538	LABEL,S/N,CHASSIS,PRINTED	1.00			CHASSIS REAR
740-11482	LABEL,WARN/APP,FCC/C-UL/CE,PRO	1.00			TOP COVER
750-11396	PWR SUP,+5V@3A,+/-15V,40W	1.00			
750-11565	ASSY,PCB/SW/CAP,9SM/10LG,MPXG2	1.00			

### **Packaging/Miscellaneous**

070-11542	GUIDE,USER,MPXG2	1.00			541-00781
	BUMPER,FEET,.5SQX.23H,ADH,BLK	4.00			730-04346
	CARD,WARRANTY,LEXICON,8.5X11	1.00			730-09509
	CARD,REGISTRATION,GENERAL	1.00			730-11361
	BOX,21.5X5.38X20,BLANK	1.00			OUTER BOX
730-11364	INSERT,FOAM,ENDCAP,1UX9&12	2.00			
730-11444	INSERT,CORR,ACC,21X4.5	1.00			
730-11541	CERTIFICATE,CE,MPXG2	1.00			
730-11543	BOX,21X5X19,MPXG2	1.00			INNER BOX
740-07693	LABEL,LEXICON DIG AUDIO,3"X5"	2.00			

### **Power Cords**

680-09149	CORD,POWER,NA/IEC,SVT,VW-1,10A	1.00			
680-08830	CORD,POWER,IEC,6A,2M,EURO	1.00			
680-10093	CORD,POWER,IEC,5A,2M,UK	1.00			
680-10094	CORD,POWER,IEC,6A,2M,ITALY	1.00			
680-10095	CORD,POWER,IEC,6A,2M,SWISS	1.00			
680-10096	CORD,POWER,IEC,6A,2M,AUSTRALIA	1.00			
680-10097	CORD,POWER,IEC,6A,2M,JAPAN	1.00			
680-10098	CORD,POWER,IEC,6A,2M,UNIVERSAL	1.00			





## Chapter 8 Schematics and Drawings


### ***Schematics:***

060-11528 SCHEM,MAIN BD,MPXG2  
060-11539 SCHEM,DSPLY BD,MPXG2  
060-12883 SCHEM,FP POT BD,MPXG2  
060-12892 SCHEM,FP INPUT BD,MPXG2

### ***Drawings:***

080-11563 ASSY DWG,CHASSIS,MPXG2  
080-11564 ASSY DWG,SHIPMENT,MPXG2  
080-11538 PC,ASSY DWG,DSPLY BD,MPXG2  
080-12882 PC,ASSY DWG,FP POT BD,MPXG2  
080-12891 PC,ASSY DWG,FP INPUT BD,MPXG2  
080-11527 PC,ASSY DWG,MAIN BD,MPXG2





REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR 97124-00					
2	REVISE PER DCR 97061-01 AND DCR 970710-00					
3	REVISE PER DESIGNER'S COMMENTS 971010-00 AND 971010-00A AND 971010-00B AND 971010-00C					
4	REVISED PER DCRS 98023-00 & 98024-00					
5	REVISED SHEETS 7, 8, 11, 17 PER ECO 98040-00					
6	REVISED SHEETS 8 & 13 PER ECO 98025-00 AND SHEETS 5, 7, 9, 11, 12, 17 & 19 PER ECO 98040-00					
7	REVISED SHEETS 12 & 14 PER ECO 98070-00					
8	REVISED SHEETS 5, 7, 12 & 17 PER ECO 98074-00					
9	REVISED SHEET 8 PER ECO 98062-00					

**NOTES**


- UNLESS OTHERWISE INDICATED, RESISTORS ARE 1/16W.
- UNLESS OTHERWISE INDICATED, RESISTORS ARE 5%.
  - DIGITAL
  - ANALOG
  - CHASSIS GROUND
  - POWER GROUND
  - GROUND
- UNLESS OTHERWISE INDICATED, CAPACITORS ARE 10V.
- DIGITAL
- ANALOG
- CHASSIS GROUND
- POWER GROUND
- GROUND

BATT. CAP. D56, D16, D22, D24, D45, R11, U104, WA, Y3  
 NOT INSTALLED R387, R388


SHEET NUMBER	REVISION NUMBER
1	1
2	1
3	1
4	1
5	1
6	1
7	1
8	1

CONTRACT NO.	DATE	FILE NAME
3 DAY PARK	5/2/96	SCHEM.MAN.BD.MPX.G2
BEDFORD, MA 01730	2/25/97	Z80.DSP
APPROVALS	DATE	FILE NAME
ISSUED	2/25/97	115284.1
DATE	2/25/97	115284.1
FILE NAME	115284.1	1 OF 19

*Your Notes:*



*Your Notes:*




REV	DESCRIPTION	DESIGNED BY	CHECKED BY	DATE
1	REVISED PER DCR 80124-00	SMV	SMV	05/07
2	REVISED PER DCR 870511-00 AND DCR 870710-00	SMV	SMV	05/07
3	REVISED AND REDESIGNED PER DCRS 871010-00 & 871010-00-A AND ECOS 880105-00 & 880105-00-A	SMV	SMV	05/08
4	REVISED PER DCR 88024-00	SMV	SMV	05/08

CONTRACT NO.		3, OAK PARK	
DRAWN		SHEWAN BUMPY GZ	
CHECKED		DATE	
ISSUED		BAC	
APPROVALS		DATE	
TITLE		SHEWAN BUMPY GZ	
SIZE		CODE NUMBER	
REV		REV	
SHEET		SHEET	

*Your Notes:*





REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISED PER DCR 981224-00					
2	REVISED PER DCR 970811-00 AND DCR 970710-00					
3	REVISED PER DESIGN REVIEW COMMENTS 970804-00 & 971004-00 AND ECOS 980105-00-A					
4	REVISED PER DCR 980324-00					


NO.	CONTRACT	DATE	FILE	DATE	FILE
1	3 OAK PARK BEDFORD, MA 01730	5/29/98	11528-4.4	11/5/98	11528-4.4
2		2/28/97		2/28/97	
3					
4					

NO.	CONTRACT	DATE	FILE	DATE	FILE
1	3 OAK PARK BEDFORD, MA 01730	5/29/98	11528-4.4	11/5/98	11528-4.4
2		2/28/97		2/28/97	
3					
4					

NO.	CONTRACT	DATE	FILE	DATE	FILE
1	3 OAK PARK BEDFORD, MA 01730	5/29/98	11528-4.4	11/5/98	11528-4.4
2		2/28/97		2/28/97	
3					
4					

NO.	CONTRACT	DATE	FILE	DATE	FILE
1	3 OAK PARK BEDFORD, MA 01730	5/29/98	11528-4.4	11/5/98	11528-4.4
2		2/28/97		2/28/97	
3					
4					

*Your Notes:*




REV	DESCRIPTION	DATE	BY	CHKD	APP'D
1	REVERSE PER DCR 9/12/04	09/12/04	SLM	SLM	SLM
2	REVERSE PER DCR 9/16/11/04 AND DCR 9/17/11/04	11/17/07	WTC	WTC	WTC
3	REVERSE PER REVISION PER ECOS 9/16/11/04 & 9/16/11/04 AND ECOS 9/16/11/04 & 9/16/11/04	11/17/07	WTC	WTC	WTC
4	REVERSE PER DCR 9/16/11/04	11/17/07	WTC	WTC	WTC
5	CHG JACK GND ADD C411, C412, CHG U96, U98 CONNECTION PER ECO 9/16/11/04	11/17/07	WTC	WTC	WTC
6	CHG C411, C412 PER ECO 9/16/11/04	11/17/07	WTC	WTC	WTC

NO.	DESCRIPTION	DATE	BY	CHKD	APP'D
1	IO_DATA1	13/08			
2	IO_DATA2	13/08			
3	IO_DATA3	13/08			
4	IO_DATA4	13/08			
5	IO_DATA5	13/08			
6	IO_DATA6	13/08			
7	IO_DATA7	13/08			
8	IO_DATA8	13/08			
9	IO_DATA9	13/08			
10	IO_DATA10	13/08			
11	IO_DATA11	13/08			
12	IO_DATA12	13/08			
13	IO_DATA13	13/08			
14	IO_DATA14	13/08			
15	IO_DATA15	13/08			
16	IO_DATA16	13/08			
17	IO_DATA17	13/08			
18	IO_DATA18	13/08			
19	IO_DATA19	13/08			
20	IO_DATA20	13/08			
21	IO_DATA21	13/08			
22	IO_DATA22	13/08			
23	IO_DATA23	13/08			
24	IO_DATA24	13/08			
25	IO_DATA25	13/08			
26	IO_DATA26	13/08			
27	IO_DATA27	13/08			
28	IO_DATA28	13/08			
29	IO_DATA29	13/08			
30	IO_DATA30	13/08			
31	IO_DATA31	13/08			
32	IO_DATA32	13/08			
33	IO_DATA33	13/08			
34	IO_DATA34	13/08			
35	IO_DATA35	13/08			
36	IO_DATA36	13/08			
37	IO_DATA37	13/08			
38	IO_DATA38	13/08			
39	IO_DATA39	13/08			
40	IO_DATA40	13/08			
41	IO_DATA41	13/08			
42	IO_DATA42	13/08			
43	IO_DATA43	13/08			
44	IO_DATA44	13/08			
45	IO_DATA45	13/08			
46	IO_DATA46	13/08			
47	IO_DATA47	13/08			
48	IO_DATA48	13/08			
49	IO_DATA49	13/08			
50	IO_DATA50	13/08			
51	IO_DATA51	13/08			
52	IO_DATA52	13/08			
53	IO_DATA53	13/08			
54	IO_DATA54	13/08			
55	IO_DATA55	13/08			
56	IO_DATA56	13/08			
57	IO_DATA57	13/08			
58	IO_DATA58	13/08			
59	IO_DATA59	13/08			
60	IO_DATA60	13/08			
61	IO_DATA61	13/08			
62	IO_DATA62	13/08			
63	IO_DATA63	13/08			
64	IO_DATA64	13/08			
65	IO_DATA65	13/08			
66	IO_DATA66	13/08			
67	IO_DATA67	13/08			
68	IO_DATA68	13/08			
69	IO_DATA69	13/08			
70	IO_DATA70	13/08			
71	IO_DATA71	13/08			
72	IO_DATA72	13/08			
73	IO_DATA73	13/08			
74	IO_DATA74	13/08			
75	IO_DATA75	13/08			
76	IO_DATA76	13/08			
77	IO_DATA77	13/08			
78	IO_DATA78	13/08			
79	IO_DATA79	13/08			
80	IO_DATA80	13/08			
81	IO_DATA81	13/08			
82	IO_DATA82	13/08			
83	IO_DATA83	13/08			
84	IO_DATA84	13/08			
85	IO_DATA85	13/08			
86	IO_DATA86	13/08			
87	IO_DATA87	13/08			
88	IO_DATA88	13/08			
89	IO_DATA89	13/08			
90	IO_DATA90	13/08			
91	IO_DATA91	13/08			
92	IO_DATA92	13/08			
93	IO_DATA93	13/08			
94	IO_DATA94	13/08			
95	IO_DATA95	13/08			
96	IO_DATA96	13/08			
97	IO_DATA97	13/08			
98	IO_DATA98	13/08			
99	IO_DATA99	13/08			
100	IO_DATA100	13/08			

NO.	DESCRIPTION	DATE	BY	CHKD	APP'D
1	CONTRACT NO.				
2	DATE				
3	FILE NAME				
4	SCHEM MAIN.BD.MPX.G2				
5	SCHEM MAIN.BD.MPX.G2				
6	SCHEM MAIN.BD.MPX.G2				
7	SCHEM MAIN.BD.MPX.G2				
8	SCHEM MAIN.BD.MPX.G2				
9	SCHEM MAIN.BD.MPX.G2				
10	SCHEM MAIN.BD.MPX.G2				
11	SCHEM MAIN.BD.MPX.G2				
12	SCHEM MAIN.BD.MPX.G2				
13	SCHEM MAIN.BD.MPX.G2				
14	SCHEM MAIN.BD.MPX.G2				
15	SCHEM MAIN.BD.MPX.G2				
16	SCHEM MAIN.BD.MPX.G2				
17	SCHEM MAIN.BD.MPX.G2				
18	SCHEM MAIN.BD.MPX.G2				
19	SCHEM MAIN.BD.MPX.G2				
20	SCHEM MAIN.BD.MPX.G2				

*Your Notes:*




REV	DESCRIPTION	DATE	BY	CHKD
1	REVISE PER DCR #1724-00	01/11/07	SLW	SLW
2	REVISE PER DCR #1701-00 AND DCR #1077-00	01/11/07	SLW	SLW
3	REVISE AND REWORK PER DCS #701430 & #701630 AND ECO# 980105-50 & 980105-50-A.	01/11/07	SLW	SLW
4	REVISED PER DCR 980324-00	02/09/06	SLW	SLW
5	CHG MP PER ECO 980529-00	02/09/06	SLW	SLW

REV	DESCRIPTION	DATE	BY	CHKD
1	REVISE PER DCR #1724-00	01/11/07	SLW	SLW
2	REVISE PER DCR #1701-00 AND DCR #1077-00	01/11/07	SLW	SLW
3	REVISE AND REWORK PER DCS #701430 & #701630 AND ECO# 980105-50 & 980105-50-A.	01/11/07	SLW	SLW
4	REVISED PER DCR 980324-00	02/09/06	SLW	SLW
5	CHG MP PER ECO 980529-00	02/09/06	SLW	SLW

CONTRACT NO.		3 OAK PARK BEDFORD, MA 01730	
APPROVALS:	DATE	FILE	
DESIGNED	5/20/06	SCHEM MAIN BD MPFX G2	
CHECKED	5/20/07	MIDI	
DCS	5/20/07	8	060-11528
ISSUED	5/20/07	FILE NAME	11528-C-6
		BAC	2/25/07
		ISSUED	5/20/07

*Your Notes:*




REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVERSE PER DCR 9/12/04-00					
2	REVERSE PER DCR 9/08/14-00 AND DCR 9/07/14-00					
3	REVISIONS: REVISE MAIN PCB LDCS 9/01/14-00 & 9/01/14-00 AND EDCS 9/01/14-00 & 9/01/14-00.					
4	REVISED PER DCRS 9/02/14-00 & 9/03/14-00					
5	REVISED R317, R322, R324 VALUES PER ECO 9/04/14-00					
6	ADD C413, R448 PER ECO 9/06/14-00					
7	CHG C3 PER ECO 9/07/14-00					

NO.	CONTRACT	DATE	FILE	DATE	FILE	DATE	FILE
1	3 OAK PARK		3 OAK PARK		3 OAK PARK		3 OAK PARK
2							
3							
4							
5							
6							
7							

*Your Notes:*






REVISIONS		DATE	BY	CHKD	APP'D
1	REVERSE PER DCR 9/12/04-00		MMT	MMT	MMT
2	REVERSE PER DCR 9/20/11-00 AND DCR 9/17/10-00		WTC	WTC	WTC
3	REVERSE PER REVISION PER DCS 9/20/10-00 & 9/10/10-00 AND EDCS 9/20/10-00 & 9/20/10-00-A.		MMT	MMT	MMT
4	REVERSE PER DCRS 9/22/10-00 & 9/22/10-00		MMT	MMT	MMT

REV	DESCRIPTION	DATE	BY	CHKD	APP'D
1	REVERSE PER DCR 9/12/04-00		MMT	MMT	MMT
2	REVERSE PER DCR 9/20/11-00 AND DCR 9/17/10-00		WTC	WTC	WTC
3	REVERSE PER REVISION PER DCS 9/20/10-00 & 9/10/10-00 AND EDCS 9/20/10-00 & 9/20/10-00-A.		MMT	MMT	MMT
4	REVERSE PER DCRS 9/22/10-00 & 9/22/10-00		MMT	MMT	MMT

NO.	CONTRACT NO.	3 OAK PARK BEDFORD, MA 01730
1	DATE	SCHEMATIC
2	BAC 5/20/06	DATE
3	DESIGNED SLM 2/25/07	BY
4	CHKD WTC 2/25/07	CODE NUMBER
5	ISSUED BAC 2/25/07	FILE NAME
6		11528-6-B
7		SHEET 8 OF 19
8		1


*Your Notes:*



REV	DESCRIPTION	DATE	BY	CHK
1	REVISED PER DCR 961224-00	01/24/96	SWM	SWM
2	REVISED PER DCR 970710-00 AND DCR 970710-00	07/10/97	SWM	SWM
3	REVISED PER DCR 970710-00 AND DCR 970710-00	07/10/97	SWM	SWM
4	REVISED PER DCR 980223-00 & 980224-00	02/23/98	SWM	SWM
5	REVISED PER DCR 980223-00 & 980224-00	02/23/98	SWM	SWM
6	ADDED L40 GATE PER ECO 980909-00	09/09/98	SWM	SWM

CONTROL NO.		3.04K PARK BEDFORD, MA 01730	
APPROVALS	DATE	TITLE	SCHEMATIC NUMBER
DRAWN: BAC	5/26/98	TONES	TONES
CHECKED: SWM	2/5/97	SIZE	TONES
DWG. NO.	11526-6	REV	900-11526-6
ISSUED: BAC	2/5/97	SHEET	9 OF 19

*Your Notes:*



REV	DESCRIPTION	DESIGNED BY	CHECKED BY	DATE
1	REVISED PER DCR 901224-00	SWM	SWM	2/10/98
2	REVISED PER DCR 970811-00 AND DCR 970710-00	SWM	SWM	2/10/98
3	REVISED PER REVISIONS PER DCRS 970100.00 & 970100.00 AND 970100.00 & 980105.00.A.	SWM	SWM	2/10/98
4	REVISED PER DCRS 980223-00 & 980324-00	SWM	SWM	2/10/98


CONTRACT NO.		DATE		FILE NAME	
3 OAK PARK BEDFORD, MA 01730		2/28/97		11528-C-10	
DESIGNED BY	SWM	CHECKED BY	SWM	DATE	2/28/97
DRAWN BY	SWM	DATE	2/28/97	FILE NAME	11528-C-10
CHECKED BY	SWM	DATE	2/28/97	SHEET NUMBER	060-11528
DATE	2/28/97	FILE NAME	11528-C-10	SHEET	10 OF 19

*Your Notes:*



*Your Notes:*






REV	DESCRIPTION	APPROVED BY	DATE
1	REVERSE PER DCR 80724-00	RVW	2/20/07
2	REVERSE PER DCR 80711-00 AND DCR 80710-00	SLM	2/20/07
3	REVISED AND REDESIGNED PER ECOS 80703-00 & 80704-00 AND ECOS 80705-00 & 80705-00-A	WTC	2/20/07
4	REVERSE PER DCR 80634-00	SLM	11/26/07
5	CHG SEND OUTPUT CHG PER ECO 80009-00	SLM	2/20/08
6	CHG R111 & R40 VALUE & ADD NOTE PER R40 PER ECO 800707-00	SLM	2/20/08
7	CHG CAP PER ECO 80072-00	SLM	2/20/08

**NOTES**

NOTE 1:  
REV 6 BOARDS WERE REMOVED USING THROUGH-TOLE PART FOR R40

CONTRACT NO.	3 OAK PARK BEDFORD, MA 01730
APPROVALS	DATE TITLE
BAC 5/20/08	SCHEMAMAN B0.MPK G2
CHECKED SLM 2/25/07	SEND OUTPUT
DCO	SET CODE NUMBER
ISSUED BAC 7/25/07	FILE NAME 060-11528 17
	11528-4.12 SHEET 12 OF 19


*Your Notes:*



REV	DESCRIPTION	DATE	BY	CHK
1	REVISE PER DCR 861234-00	10/27/98	SM	SM
2	REVISE PER DCR 870911-00 AND DCR 870710-00	11/10/98	SM	SM
3	REVISE PER DCR 870911-00 AND 871005-00 & 871005-00A AND 871005-00B & 871005-00C	12/09/98	SM	SM
4	REVISED PER DCR 88024-00	02/02/99	SM	SM
5	CHG RES VALUES PER ECO 86052-00	02/02/99	SM	SM

CONTRACT NO.	3.0AK PARK BEDFORD, MA 01730
APPROVALS	DATE
DRAWN	DATE
CHECKED	DATE
QC	DATE
ISSUED	DATE

*Your Notes:*



REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					

REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					


REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					

REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					

REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					


REV	DESCRIPTION	REVISIONS	DATE	BY	CHKD	APP'D
1	REVISE PER DCR #1024-00					
2	REVISE PER DCR #7061-00 AND DCR #7070-00					
3	REVISIONS PER DRAWING PER EADS #7010-00 & #7010-00-A AND EDCS #8201-00 & #8201-00-A					
4	REVISED PER DCRS #8223-00 & #8224-00					
5	ADD NOTE 1 RE: R230 & R22 PER ECO #88077-00.					

*Your Notes:*



*Your Notes:*





REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97

REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97

REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97


REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97

REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97

REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
2	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
3	REVERSE PER DCR 97011-00 AND	MMW	2/20/97
4	REVERSE PER DCR 97011-00 AND	MMW	2/20/97

CONTRACT NO.	3 DAK PARK BEDFORD, MA 01730
APPROVALS	DATE TITLE
CHECKED	BAC 5/20/97
ISSUED	BAC 2/20/97
FILE NAME	060-11529
SHEET	16 OF 19

*Your Notes:*




REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 901224-00	WJW	2/20/07
2	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
3	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
4	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
5	ADD NOTE 1 (UNPOP D12, D15) PER ECO 98045-00	WJW	2/20/07
6	ADD MAIN W/TE/CKT & CHG JACK GND PER ECO 98045-00	WJW	2/20/07
7	CHG CAP/40 PER ECO 98074-00	WJW	2/20/07

REV	DESCRIPTION	REVISED BY	DATE
1	REVERSE PER DCR 901224-00	WJW	2/20/07
2	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
3	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
4	REVERSE PER DCR 970811-00 BAND	WJW	2/20/07
5	ADD NOTE 1 (UNPOP D12, D15) PER ECO 98045-00	WJW	2/20/07
6	ADD MAIN W/TE/CKT & CHG JACK GND PER ECO 98045-00	WJW	2/20/07
7	CHG CAP/40 PER ECO 98074-00	WJW	2/20/07

NOTES  
1. NOT INSTALLED D12, D13

<b>exicon</b> 3 OAK PARK BEDFORD, MA 01730	
CONTRACT NO.	FILE
APPROVALS	DATE
CHECKED SLM	DATE
ISSUED	DATE
FILE NAME	060-1128
SHEET	17 OF 19

*Your Notes:*



REV	DESCRIPTION	REVISIONS	DESIGNER	AUT
1	REVISE PER DCR 901224-00		NW	2004
2	REVISE PER DCR 901224-00		WJC	2004
3	REVISE PER DCR 901224-00		WJC	2004
4	REVISE PER DCR 901224-00		WJC	2004
5	REVISE PER DCR 901224-00		WJC	2004
6	REVISE PER DCR 901224-00		WJC	2004
7	REVISE PER DCR 901224-00		WJC	2004
8	REVISE PER DCR 901224-00		WJC	2004

REV	DESCRIPTION	REVISIONS	DESIGNER	AUT
1	REVISE PER DCR 901224-00		NW	2004
2	REVISE PER DCR 901224-00		WJC	2004
3	REVISE PER DCR 901224-00		WJC	2004
4	REVISE PER DCR 901224-00		WJC	2004
5	REVISE PER DCR 901224-00		WJC	2004
6	REVISE PER DCR 901224-00		WJC	2004
7	REVISE PER DCR 901224-00		WJC	2004
8	REVISE PER DCR 901224-00		WJC	2004

REV	DESCRIPTION	REVISIONS	DESIGNER	AUT
1	REVISE PER DCR 901224-00		NW	2004
2	REVISE PER DCR 901224-00		WJC	2004
3	REVISE PER DCR 901224-00		WJC	2004
4	REVISE PER DCR 901224-00		WJC	2004
5	REVISE PER DCR 901224-00		WJC	2004
6	REVISE PER DCR 901224-00		WJC	2004
7	REVISE PER DCR 901224-00		WJC	2004
8	REVISE PER DCR 901224-00		WJC	2004

REV	DESCRIPTION	REVISIONS	DESIGNER	AUT
1	REVISE PER DCR 901224-00		NW	2004
2	REVISE PER DCR 901224-00		WJC	2004
3	REVISE PER DCR 901224-00		WJC	2004
4	REVISE PER DCR 901224-00		WJC	2004
5	REVISE PER DCR 901224-00		WJC	2004
6	REVISE PER DCR 901224-00		WJC	2004
7	REVISE PER DCR 901224-00		WJC	2004
8	REVISE PER DCR 901224-00		WJC	2004

NOTES  
1. NOT INSTALLED - WA

CONTRACT NO. 3 OAK PARK, BEDFORD, MA 01730  
SCHEMATIC NO. BAC 15096  
CHECKED BY: SLM 2/25/97  
ISSUED BY: BAC 2/25/97


DATE: 2/25/97  
FILE: BAC 15096  
JOB CODE: 090-11228  
SHEET: 18 OF 19

*Your Notes:*



*Your Notes:*





REVISIONS		DATE	BY	CHKD
REV	DESCRIPTION			
1	CREATED SEPARATE SCHEM FOR FRBOS PERIODS 06/02/01		RWH	CW
			12/29/98	12/29/98
			06/11/99	06/11/99
			12/29/98	12/29/98

NOTES

1. ANALOG GROUND ↔ CHANGE TO POWER GROUND

2. LAST REFERENCE DESIGNATORS USED DISP1, J1

APPROVALS		DATE	TITLE
DRAWN	RWH	12/29/98	SCHEM DSPLY BD AMPX G2
CHECKED	BAC	12/29/98	
QC	CW	12/29/98	
ISSUED	BAC	12/29/98	

3.0AK PARK  
BEDFORD, MA 01730

REV	DATE	BY	CHKD
1	06/11/99	RWH	CW
1	12/29/98	RWH	CW

95-0 0061-02-1


*Your Notes:*




*Your Notes:*



*Your Notes:*



REVISIONS		DATE	BY	CHKD
REV	DESCRIPTION			
1	CREATED SEPARATE SCHEM FOR FRIBS PERFORMER (06/21/01)	06/21/01	SM	BAC
		12/09/98		




- NOTES
- UNLESS OTHERWISE INDICATED RESISTORS ARE 1/4W
  - UNLESS OTHERWISE INDICATED CAPACITORS ARE 5%
  - UNLESS OTHERWISE INDICATED CAPACITORS ARE 50V
  - GROUND SYMBOLS ARE TO GROUND
  - LAST REFERENCE DESIGNATORS USED CS, D1, FB1, JAR, L1

CONTRACT		TITLE	
NO.		3 OAK PARK	SCHM FP INPUT ED IMPX GZ
		BECHFORD, MA 01730	
APPROVALS		DATE	
DRAWN	RWH	5/22/98	
CHECKED	BAC	5/22/98	
G.C.	CV	5/23/98	
ISSUED	BAC	5/23/98	
		12895-1.1	SHEET 1 OF 1

*Your Notes:*





*Your Notes:*

ITEM#	PART#	DESCRIPTION	QTY	WHERE USED
1.	700-11556	CHASSIS, 1U X 12	1	
2.	700-12479	COVER, 1U X 12	1	
3.	700-11555	CHASSIS, INSERT, FP	1	
4.	700-11551	BACKET, MFRG, RACK, 1U	2	
5.	702-11150	COVER, PROT, PS, 2.9 X 5.7	1	
6.	702-11490	COVER, PROT, PS, 2.9 X 5.7	1	
7.	703-11553	LENS, 5.4 X 1.25	1	
8.				
9.				
10.	022-11511	PL, MAIN BD ASSY	1	
11.	023-11514	PL, FP POT BD ASSY	1	
12.	023-11515	PL, DISPLAY BD ASSY	1	
13.	023-11516	PL, FP INPUT BD ASSY	1	
14.	750-11565	ASSY, PCB/SW/CAP, 95M/10LG	1	
15.	750-11396	PWR SUP, +5V/+15V, 40W	1	
16.				
17.	430-12512	DISP, VF, 16X2 CHAR, 5X7 DOT	1	
18.	454-11095	SW, ROCKER, 1P2T, 6A@250, VERTSLIM	1	PWR SW
19.				
20.	550-11063	KNOB, .84, 6MM/FL, BLK	1	ENCODER
21.	550-11580	KNOB, .43 X .65, 6MM/FL, BLK, LINE	1	FRONT LVL POTS
22.	550-11581	KNOB, .43 X .46, 6MM/FL, BLK, LINE	2	CONC POT, REAR LVL POT
23.	530-11582	KNOP, .6, 6MM, 3X3C, BLK, LINE	1	SW/CONC POT
24.	640-10467	SCRW, M3X6MM, FH, PH, BZ	4	FP ASSY TO CHASSIS & INSERT
25.	640-10467	SCRW, M3X6MM, PNH, PH, BZ	16	MAIN SUP TO CHASSIS (4)
26.	640-10498	SCRW, M3X6MM, PNH, PH, BZ	16	COVER TO CHASSIS REAR (4)
27.	641-11466	SCRW, TAP, #4 X 3/8, PNH, PH, BZ, TRI	4	BRACKET TO COVER/CHASSIS/INSERT (4)
28.	641-11834	SCRW, TAP, AB, #2 X 1/4, PNH, PH, ZN	5	XLR CONN TO CHASSIS (3)
29.				
30.	643-10492	NUT, M4X7MM, KEP, ZN	1	CHASSIS GND
31.	644-01747	WSHR, INT STAR, #4	1	PWR SUP GND
32.	644-10494	WSHR, FL, M4 CL X 9 OD X .8MM THK	1	CHASSIS GND
33.				
34.	650-10427	RVT, SNAP-IN, .12DIA, NYL	5	SW ASSY TO INSERT (3)
35.	680-11067	CABLE, .156, HSG/ST&T, 6C, 9.5"	1	DISPLAY BD TO INSERT (2)
36.	680-11295	CABLE, .079, SCKT/SCKT, 16C, 2.5"	1	PS TO MAIN BD (REF ONLY)
37.	680-11587	CABLE, .079, SCKT/SCKT, 16C, 2.5"	1	SW ASSY TO MAIN BD
38.	680-11590	CABLE, .079, SCKT/SCKT, 12C, 2.5"	1	DISPLAY BD TO MAIN BD (REF ONLY)
39.	680-12870	CABLE, .079, SCKT/SCKT, 12C, 2.5"	1	DISPLAY TO MAIN BD
40.	680-12870	CABLE, .079, SCKT/SCKT, 12C, 2.5"	1	POT BD TO MAIN BD
41.	680-12871	CABLE, .079, SCKT/SCKT, 4C, 3"	1	FP INPUT BD TO POT BD
42.	680-12872	CABLE, COAX, .100, SCKT X 2, 2C, 2.5"	1	FP POT BD TO MAIN BD
43.	680-12873	CABLE, COAX, .100, SCKT X 2, 2C, 10"	3	FP INPUT BD TO MAIN BD (2), FP POT BD TO MAIN BD (1)
44.				
45.				
46.	740-08556	LABEL, GROUND SYMBOL, 0.5" DIA	1	CHASSIS GND
47.	740-08558	LABEL, TUV CERTIFIED, BAYERN	1	TOP COVER
48.	740-09538	LABEL, S/N, CHASSIS	1	CHASSIS REAR
49.	740-11482	LABEL, WARN/APP, FCC/C-UL/CE, PRO	1	TOP COVER
50.	740-13573	LABEL, MFR ID, .9X.25, SILVER	1	CHASSIS REAR

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98


REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98
3	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-00	AN 6/22/98	MC 7/14/98

REV.	DESCRIPTION	DATE	BY
1	1. CHG MAIN BD & CHASSIS SIZE 2. PER DCR #920719-00 3. PER DCR #92025-00 4. PER DCR #92025-00 5. PER DCR #92025-00 6. PER DCR #92025-00 7. PER DCR #92025-00 8. PER DCR #92025-00 9. PER DCR #92025-00 10. PER DCR #92025-00	AN 5/17/98	MC 5/17/98
2	1. CHG QTY, CIG - ITEMS 42 & 43 2. PER DCR #98069-00 3. PER DCR #98069-00 4. PER DCR #98069-0		

*Your Notes:*




*Your Notes:*




*Your Notes:*





X I C O N  
 PC BOARD MAIN MPT/G2  
 COMPONENT LAYOUT  
 SCALE: N/A  
 SHEET 1 OF 1

*Your Notes:*



X I C O N  
 00 MAIN PCB  
 COMPONENT LAYOUT  
 SCALE N/A  
 SHEET 081



Lexicon, Inc.  
3 Oak Park  
Bedford, MA 01730-1441  
Tel: 781-280-0300  
Customer Service Fax: 781-280-0499  
Email: [csupport@lexicon.com](mailto:csupport@lexicon.com)  
[www.lexicon.com](http://www.lexicon.com)

Lexicon Part No. 070-14395 Rev 0

Printed in U.S.A.