	END OF BOARD NEAREST POWER SWIT		s for connection to	none pane	
D	USND □ J14-1	HPF_SWOUT_CH1 □→→→→ J18-9 (10)	PHASE_SWOUT_CH5 □→→→ J22-7 (6)		
	DGND DGND DGND J14-2 (1,11.12,15,14,15,16,17,18)	N.C. > J18-10 CHGND_2 C787   -1UF	HPF_OUTPUT_CH5 (6) J22−8		
	+5v (1,11,12,13,14,15,16,17,18) → J14−3	CHGND_2 (1,8,9,15) AGND_CH2 J18-11 (3,10,11,15)	SPLITOUT_CH5 (0.13) J22-9		
	+5y	GAIN_SND_CH2 > J18-12	Сномо_2 С795   .1uF		
	FPGA_LED_32KHZ C > J14-5	GAIN_RET_CH2 J18-13	(1,8,9,15) (1,8,9,15) AGND_CH6 J23-1 (7,13,15)		
	FPGA_LED_44.1KHZ > J14-6	PHNT_CNTRL_CH2 J18-14	GAIN_SND_CH6 J23-2		
	FPGA_LED_48XHZ >> J14-7	PHASE_0_CH2 > J18-15	$\begin{array}{c} \text{GAIN}_{\text{RET}\_CH6} & \longrightarrow & \text{J23-3} \\ \text{(7)} & \end{array}$		
	FPGA_LED_88.2XHZ □→→→→ J14-8 (16)	PHASE_180_CH2 > J18-16	$\begin{array}{c} \text{PHNT\_CNTRL\_CH6} & \longrightarrow & J23-4 \\ \hline & \hline & \hline \end{array}$		
	FPGA_LED_96KHZ [ J14-9 (16)	PHASE_SWOUT_CH2 J18-17	PHASE_0_CH6 □→→ J23-5		
	FPGA_LED_176.4KHZ J14-10	HPF_OUTPUT_CH2 D J18-18	PHASE_180_CH6 □ → J23-6		
	FPGA_LED_192KHZ □→→→→ J17−1 (16)	HPF_SWOUT_CH2	PHASE_SWOUT_CH6 J23-7		
	FPGA_LED_EXTERNAL > J17-2	N.C. ≥ J18-20	HPF_0UTPUT_CH6 (7) → J23-8		
	FFGA_LED_LOCK D J17-3	(1,8,9,15) (4,12,15) (4,12,15)	SPLITOUT_CH6		TON CAP (7MM) "LINE" WHITE BUITOM
	+3.3V> J17-4	GAIN_SND_CH3 > J20-2	$\begin{array}{c} \text{N.C.} > J23-10\\ \text{(1,8,9,15)} \end{array}$	B2 RND BUT B3 0012143	-04 TON CAP (7MM) "LINE" WHITE BOTTOM -04 TON CAP (7MM) "LINE" WHITE BOTTOM
	+3.3V ->>> J17-5	GAIN_RET_CH3	(1,8,9,15) (1,8,9,15) (8,14,15) J23-11	B6 0012143	TON CAP (7MM) "LINE" WHITE BOTTOM -04 TON CAP (7MM) "LINE" WHITE BOTTOM
	ENCODER_BITO J17-6	PHNT_CNTRL_CH3	GAN_SND_CH7 □→→ J23-12 (8)	В7 🗌 0012143- RND BUT	-04 TON CAP (7MM) "LINE" WHITE BOTTOM
	ENCODER_BITI	PHASE_0_CH3 □→→ J20-5 [4]	GAIN_RET_CH7 (> J23-13 (8)		-04 TON CAP (7MM) "LINE" WHITE BOTTOM
	ENCODER_BIT2 J17-8	PHASE_180_CH3 □→→ J20-6	PHNT_CNTRL_CH7> J23-14 (8)	B11 0012143-	-04 TON CAP (7MM) "LINE" WHITE BOTTOM -04
	SW_24_TE	PHASE_SWOUT_CH3 J20-7	PHASE_0_CH7	RND BUT	TON CAP (7MM) "LINE" WHITE BOTTOM
	+15V_M J17-10	HPF_OUTPUT_CH3 > J20-8	PHASE_180_CH7		
	+15V_M □→→→→→→→→→→ J17−11 (1,5)	SPLITOUT_CH3	PHASE_SW0UT_CH7		
	+15V_M []>>> J17-12	CHGND_2 □ □ 0793	HPF_OUTPUT_CH7		
	MGND J17-13	(1,8,9,15) AGND_CH4 J21-1 (5,12,15)	SPLITOUT_CH7> J23-19 (8.14)		
	uGND □→→→→ J17−14 (1,15)	GAIN_SND_CH4 > J21-2	CHOND_2 C797   .1uF N.C. ≥ J23-20		
	MGND J17-15	GAIN_RET_CH4	(1,8,9,15) AGND_CH8 J24-1 (9,14,15)		
	-15V_M [] J17-16	phnt_cntrl_ch4	$\begin{array}{c c} \text{GAIN\_SND\_CHB} & \longrightarrow & \text{J24-2} \\ (9) & & \end{array}$		
	-15V_M []>>> J17-17	PHASE_0_CH4 □→→→ J21-5 [5]	GAIN_RET_CHB J24-3		
	-15V_M []> J17-18	PHASE_180_CH4 > J21-6	PHNT_CNTRL_CH8 J24-4		
	POND> J17-19	PHASE_SWOUT_CH4 J21-7	PHASE_0_CH8 □ → J24-5		
	$\begin{array}{c} \text{Pond} & \text{Pond} &$	HPF_OUTPUT_CH4 > J21-8	PHASE_180_CH8 □ → J24-6		
	CHGND_2 C592   . (UF VICE) (1.6,9.15) AGND_CHI _ J18-1 (2.6,9.15)	SPLITOUT_CH4	PHASE_SWOUT_CH8 J24-7		
	GAIN_SND_CH1 J18-2	$\begin{array}{c} \text{CHOND}_{2} \\ (1,8,9,15) \\ \text{CHOND}_{2} \\ (1,8,9,15) \\ \text{CHOND}_{2} \\ C$	HPF_OUTPUT_CH8 J24-8		
	GAIN_RET_CH1 J18-3	CHGND_2 [1,8,9,15] AGND_CH5 J22-1 [6,13,15]	SPLITOUT_CH8 J24-9 (9,14)		
	PHNT_CNTRL_CH1 J18-4	GAIN_SND_CH5 J22-2	N.C. ≥ J24-10		Z100 DCB FAB Onyx 800R Main
•	PHASE_0_CH1 J18-5	GAIN_RET_CH5			
	PHASE_180_CH1 J18-6	$PHNT_CNTRL_CH5 \longrightarrow J22-4$ (6)	END OF BOARD NEAR HI-Z INPUTS.	<u>ത്ര</u> ാന്	04 MACKIE DESIGNS INC.
	PHASE_SWOUT_CN1 J18-7	$PHASE_0_CH5 \longrightarrow J22-5$ (6)		AL	L RIGHTS RESERVED
	(2) HPF_OUTPUT_CH1 → J18-8	[6] PHASE_180_CH5 □→→ J22-6 [6]		IS	E INFORMATION CONTAINED HEI PROPRIETARY AND CONFIDENTI
	8 7	6 6	5	PR 	OPERTY OF MACKIE DESIGNS II
			logies Inc. All rights reserved	·	Main B

Headers for connection to front panel PCB.

4

5

6

8

3

7

		ROVALS	DATE									
	DRAWN:	SDPL	12/09/03				S			0		
	CHECKE	D:		Mac	kie Desi	gns Ind	c. V	loodinvill	e, Wa.			Α
	NP ENG	:										
	MATERIAL:				ONYX 800R: MAIN							
	MFG:			1								
REIN AL	MFG EN			SIZE SCA	NONE	DWG. NO	SC	H0007	715-0	00	REV. B00	
٧C.	ISSUED:			DWG FILI	E:				SHEET	1 0	)F 18	
				2					1			
soa	rd S	chem	natics					PAG	E 1			

B10 0012	143-06 BUTTON	CAP	(7MM)	"GUITAR"	(symb	ol) W	HITE B	оттом
B12 0012 RND	2143-06 BUTTON	CAP	(7MM)	"GUITAR"	(symb	ol) W	HITE B	OTTOM
B13 0012 RND	2143-07	CAR	(7)(M)	CONTROL	CRAY	TOP	WUITE	POTTON
B14 0012 RND	2143-07 BUTTON	CAP	(7MM)	CONTROL	GRAY	тор	WHITE	воттом
B15 0012 RND	2143-07 BUTTON	CAP	(7MM)	CONTROL	GRAY	ТОР	WHITE	воттом
B16 0012 RND	2143-07 BUTTON	САР	(7MM)	CONTROL	GRAY	тор	WHITE	воттом
B17 0012 RND	BUTTON	CAP	(7MM)	CONTROL	GRAY	тор	WHITE	воттом

С

В

D

		2		1		
ECO#	REV:	DESCRIPTION			REV. BY:	DATE
6935	A00	RELEASE TO PRODUCTION			KR	4-16-04
7042	A01	CHANGE FPGA TO PREPROGRAMMED PART			SDPL	5-13-04
7159	B00	CHANGE RESISTOR VALUES AND S1B LANDS	FOR	AMOI	SDPL	7-1-04



































