


TR-707/727 SERVICE NOTES


First Edition

SPECIFICATIONS


- Memory Capacity : 64 Rhythm Patterns (16 x 4 Group)
- Track : 4 (1 to 4; continuous Maximum measures=998)
- Step : 1 to 16 steps/measure
- Tempo : $\text{♩} = 38$ to 250

- Rear Panel : Master Out (L,R/MONO) [8Vp-p, 1K Ω]
- Trigger Out : +5V, 20ms Pulse TR-707 Rim Shot
TR-727 Hi Agogo
- Sync In/Out (5P DIN) : (1: Run/Stop, 2: GND, 3: Clock, 4: NC, 5: Continue)
- Power Consumption : 2.4 W
- Dimensions : 380 (W) x 73 (H) x 250 (D) mm
14-15/16" (W) x 2-7/8" (H) x 9-13/16" (D) in
- Weight : 1.5 kg/13 lb. 5 oz.
- Accessories : 12V AC Adaptor
Connection Cord PJ-1
- Options : Memory Cartridge M-64C
Pedal Switch DP-2








	TR-707	TR-727
A	Voicing Board (7313604000) (pcb 2291098102)	Voicing Board (7313804000) (pcb 2292018900)
B	Volume Board (7313605000) (pcb 2291098002)	Volume Board (7313805000) (pcb 2292019000)
C	Switch Board (7313606000) (pcb 2291097903)	
D	LCD Board (7313607000) (pcb 2291098203)	



LCD Driver
HD61602



Pin No.	Pin No.	Pin No.	Pin No.	Pin No.	Pin No.
1	28	55	82	109	136
2	29	56	83	110	137
3	30	57	84	111	138
4	31	58	85	112	139
5	32	59	86	113	140
6	33	60	87	114	141
7	34	61	88	115	142
8	35	62	89	116	143
9	36	63	90	117	144
10	37	64	91	118	145
11	38	65	92	119	146
12	39	66	93	120	147
13	40	67	94	121	148
14	41	68	95	122	149
15	42	69	96	123	150
16	43	70	97	124	151
17	44	71	98	125	152
18	45	72	99	126	153
19	46	73	100	127	154
20	47	74	101	128	155
21	48	75	102	129	156
22	49	76	103	130	157
23	50	77	104	131	158
24	51	78	105	132	159
25	52	79	106	133	160
26	53	80	107	134	161
27	54	81	108	135	162

PARTS LIST
EXCLUSIVE PARTS

TR-707	2201064700	Top Panel
CASING		
PCB		
7313604000	Voicing Board (pcb 2291098102)	
7313605000	Volume Board (pcb 2291098002)	
LCD		
15029418	LCD	LP-191A-G
IC		
Program ROM		
15179720	HN4827128C-25	NMOS EPROM (Ver.0 SN460100-504399) (Ver.1 SNS04400-519599)
or		
15179660	HN613128PE95	CHOS MASK ROM (Ver.1 SNS19600-533099)
or		
15179692	HN613128PC24	CHOS MASK ROM (Ver.2 SNS33100-up)
UPWARD COMPATIBILITY		
Ver.0		
In Pattern PLAY mode -- Selecting a pattern from different scale while repeating STOP and START or CONTINUE sometimes leads to Power-ON initialization.		
ROMs of Ver. 1 always run the new pattern at the beginning of a measure.		
Ver. 1		
When the unit is used as a Master -- Repeating of STOP and CONTINUE more than 30 times would cause generation of a redundant MIDI-clock SPS.		
When the unit is used as a Slave -- Will miss a MIDI IN clock when STOP signal follows the Clock within 1ms.		
MASK ROM of Ver.2 cures this problem.		
For a replacement Ver.2 or up is recommendable.		
上記コンパチでの動作としてはバージョン番号の大きいPROMの使用が望ましい。		
Sound ROM		
15179661	HN61256PC-71	CHOS MASK ROM
		BD1/2, SD1/2, LT, HT
15179662	HN61256PC-72	CHOS MASK ROM
		HT, Open/Closed H.H, Rim, Cow
		HCP, Tambourine
15179663	HN61256PC-73	CHOS MASK ROM
		Crash Cymbal
15179664	HN61256PC-74	CHOS MASK ROM
		Ride Cymbal
TR-727		
CASING		
2201064700	Top Panel	
PCB		
7313804000	Voicing Board (pcb 2292018900)	
7313805000	Volume Board (pcb 2292019000)	
LCD		
15029422	LCD	LP-191B-G
IC		
Program ROM		
15179719	HN4827128C-25	NMOS EPROM
Sound ROM		
15179694	HN61256PC-79	CHOS mask ROM
		HI/LOW BONGO, HI CONGA
		LOW CONGA, HI TIMPALE

15179695	HN61256PC-80	CHMS mask ROM	
		14K TIRDALE, A0000, CABASA	
15179696	HN61256PC-81	CHMS mask ROM	
		MARZAS, WILSTLE	
15179697	HN61256PC-82	CHMS mask ROM	
		QUILADA	
		CHMS mask ROM	
		STAR CHINE	

COMMON PARTS

CASING			
2201064600	Bottom Case		
2202069100	Battery Cover		
2202069200	Display Window		
2202069300	LCD Escutcheon		
2202569400	Cartridge Lid		
KNOB, BUTTON, KEY TOP			
2247039000	Knob	gray	TEHO
2247036700	Key Top (large)	gray	Main key 1-16, ENTER, START, SHIFT, STOP/CONT
2247036800	Key Top (small)	gray	BD, SD, LT, MT, RT, OCH,
2247037100	Knob	white	RS/CB, HCP/TAMB, RIDE, CRASH
2247037000	Knob	orange	VOLUME
12479225	TK-305	black	POWER
PCB ASSY			
7313606000	Switch Board	(pcb 2291097903)	
7313607000	LCD Board	(pcb 2291098203)	
7313608000	Cartridge Board	(pcb 2291098300)	
COIL, TRANSFORMER			
2242025000	S097744	Transformer	DC/DC converter
12449229	FK0B160RH15	Coil	line filter
SOCKET			
13229629	HIDI 3-MS-533		DIN
13449713	HEC04-70-01-610		AC adapter
13449415	HSJ0807-01-010		mini
13449248	HLJ0521-01-010		stereo
13449133	HLJ0521-01-110		monoral
13449137	HLJ2136-01-100		dual
2342316500	PRRS-280-101-S		cartridge

MISCELLANEOUS			
2217515300	Spring		RAM cartridge
2214531300	Shaft		RAM cartridge battery
2345014600	Plate		
24691117	Heat Sink HT-25-BS		(switch pcb)
2219049900	LED Holder		(LCD pcb)
13529117	Ceramic Capacitor	D55Y5V1H334Z1	
12589708	Fusing Resistor	FRMB 1/4WZ 70	top panel
2225022801	Shield Cover		(Voicing pcb-volume pcb)
2225022400	Shield		

COMMERCIALLY AVAILABLE ACCESSORIES

12589105	Dry cell	30M-35	1.5V
12449518	12V AC adapter		(10W)
12449539	12V AC adapter		(117W)
12449540	12V AC adapter		(220W)
12449541	12V AC adapter		(240WA)
2343067500	Connection cable	LP-25	Australian

15159505	TC0H004P	H	CHOS
	hex inverter		
15159517	TC0H010P	H	CHOS
	triplet input NAND gate		
15159506	TC0H018P	H	CHOS
	3-channel line decoder/demultiplexer		
15159535	TC0H015P	H	CHOS
	1-channel data selector/multiplexer		
15159511	TC0H0174P	H	CHOS
	D-type flip flop		
15159524	TC0H023P	H	CHOS
	octal bidirectional bus buffer		
15159507	TC0H0273P	H	CHOS
	octal D-type flip flop		
15159530	TC0H030P	H	CHOS
	hex bus buffer		
15159104	TC60118P	CHOS	
	quad 2-input NAND gate		
15159105	TC60138P	CHOS	
	dual D-type flip flop		
15159141	RD14040BP	CHOS	
	12-stage binary counter		
15159113	RD14051BP	CHOS	
	single 8-channel multiplexer/demultiplexer		
15159301	TC6520BP	CHOS	
	dual binary up counter		
15159303	RD4584BP	CHOS	
	hex schmitt trigger		
15189136	M5218L	Op amp	
15189154	TL064	FET Op amp	
15219147	UPC624C	D/A converter	
15199108F0	UA78M05UC	voltage regulator +5V	
15229712	PC900	photo coupler	
15149118	M54517P	transistor array	


TRANSISTOR

15129612	2501469-R	NPN	
15129137	25C2603-F	NPN	
15129412	25C1384-Q	NPN	
15119125	25A1115-F	PNP	
15139101	25K30ATH-Y	FET	
DIODE			
15019126	15S113T-77	diode	
150192070	S-5500G	rectifier	
15019697	AD-1Z881-T	12V zener	
15029136	GL-98FZ	LED red/gtn	
13029150	GL-9FR1Z	LED red	
RESISTOR ARRAY			
13919133	RS071M502	10K x 8	D/A converter
13919133	RS08X103J	10K x 8	
13919113	RS08X103J	10K x 8	
13910107	RS08X332J	3.3K x 8	
CONNECTOR			
13439256	S089-11A	11P (Switch pcb)	
13439255	S089-13A	13P (Switch pcb)	
13439253	S494-9C	9P (Voicing pcb)	
13439252	S494-10C	10P (Voicing pcb)	
13439254	S597-28APB	28P (Voicing pcb)	cartridge
2343025100		rubber connector	LCD

WIRING ASSY			
2341048000	13P		(LCD pcb)
2341047900	11P		(Voicing pcb)
2347015200	9P		flat cable (Volume pcb)
2347015100	10P		flat cable (Volume pcb)

15229825	ROB3R114PF	gate array	
15179200	ROB303XF	CPU	
15179340	RM61161P-4	CHOS S RAM	
15219148	ROB1602	LCD driver	
15159503	TC0H000P	H CHOS	
15159504	quad 2-input NAND gate		
TC0H002P	quad 2-input NOR gate		

JUL 1980
 30 30 35 30 37 39 40
 30 31 34 24 25 26 27 29 30



Now suppose that TR-707 is to run with BASS DRUM (180-1) being selected, the CPU IC5 puts XSTO (CH0 start) and XSTA (XST0-XST7 enable) low, resetting counter 0, presetting it to the starting address 0000H and allowing it to count the clock pulse XCKO from pin B in discrete steps. The counter continues counting until it increments up to 1FFFH and tops there until the next trigger pulse is received. While counting, the contents (a group of 13 clock pulses) of the counter is transferred to address selector where it is read every 40µs and is presented along ports ADRO through ADRC—13 lower address bits.

PC MEMORY READING

IC34 and IC35, 32,768 word by 8 bit ROM, require 15 address bits to access their memory locations. Clocks A and B from IC30 serve as MSBs, while C indicates which one of two ROMs is to be selected—Chip Select.

On the contrary, LSB ADRO is deflated when particular voice is selected; BD-1 and BD-2 share the same memory area with even addresses allocated to BD-1 and odd ones to BD-2 as shown in Table 1. With BD-1, data selector IC33 blocks ADRO and passes "0" data from IC32 onto AD of ROM IC35. With BD-2, IC33 selects "1". With Low Tom, Mid Tom, Hi Tom or Hi Hat, ADRO is allowed to reach A0.


Each 8-bit memory location (PCM waveform data) in ROM is loaded into latch IC36 on the rising edge of CLK4. This 8 bit data is, if converted to analog equivalent by D/A converter, IC37 as it is, not restored to its original amplitude. A certain technique is involved during PCM to improve S/N ratio, to have higher resolution, etc. A signal coming from Envelope Generator into (+) REF pin gives tight tone contour to a continual PCM waveform, being decoded and converted to an analog sound.

今 BASS DRUM (BD-1)が選択された状態で、リズムが立ち上がり、IC30にXSTO (チャンネルリセット)とXSTA (XST0-7イネーブル)が加わり、カウンタCH0は0000Hにリセットされた後XCKOに加工されて来るクロックBをカウントして行きます。この13ビット・アドレスカウンタのカウント値は40µs毎にアドレス・セレクタによりADRO-AADRC端子に出力されて行きます。次にもう一度XSTOが加わらない場合、カウンタは最大値1FFFHに達するとストップしたままとなります。

サウンド・データの読み出し

256KビットROM IC34、IC35のメモリ・ローレンシオンアドレスするには、15ビットのアドレスが必要で、残りのMSB2ビットはIC30のA、Bクロックが当てられます。クロックCは、どちらのROMにアドレスするかを選ぶチップ・セレクタです。一方LSB ADROは、音源によってはROMアドレスとして使用されません。例えば、BD-1とBD-2は同じROMのメモリ・エリアを共有しており、BD-1には偶数のアドレスがBD-2には奇数アドレスが割り当てられています。(表1参照)。この為、BD-1の場合、ROMのA0には常に"0"がIC32、IC33を通じて加えられます(BD-2の場合は"1")。

ROMから読み出されたサウンド・データは、IC37 (ラター・ネットワーク内蔵)でアナログ電圧に変換され、リズム音源の一部(サブプリングタ波形)を再現しますが、振幅値は原音の値とは必ずしも一致しません。これはPCMの過程においてS/N比や分解能向上の処理が含まれている為です。再生音のエンベロープは、IC37の(+REF)に流れるENV GENからの信号によって左右されます。



ENVELOPE GENERATOR

Data coming to latch IC31 is a combination of LEVEL and DYNAMICS (ACCENT). The value of LEVEL is always constant regardless of voice selected, while DYNAMICS varies with MIDI Velocity or ACCENT amount setting. Although LEVEL/DYNAMICS is connected to all 8 ENV GENERATORS, it is allowed to enter only the transistor whose base-emitter junction, for example Q26, is being forward biased by a TRIG from latch IC27 or IC28 at XSTA rate. Q26 output is then connected by IC40 to (+) REF pin of IC37 every 40µs with its level decaying according to C53xR59 time constant as the successive BD-1 data are converted to analog voltages, giving a bass drum contour to the voice.

The DAC output is boosted at Q41 and Q42 conjunction and is channeled into the S/H which is designated by A B C code placed at IC41 select pins. As can be seen from the timing chart, the limiting of envelope and D/A converting lag one, slit behind, the memory addressing. That is, BD-1 sound read from ROM with channel No. ABC-000 becomes an audible sound when channel No. is represented by ABC-100. This is because the data accessed on a positive going CLK4 with ABC-000 is latched into IC36 on the next CLK4 with ABC-100. Consequently, TRIG data to IC27 and 28, and LEVEL/DYNAMICS data to IC31 are made to delay one CLK4 cycle to keep pace with D/A conversion at IC37.

エンベロープ・アクセント

XSTA (XST0-7イネーブル)はIC30のアドレスカウンタに加えられると同時に、ラッチIC27、28のCLKにも加えられ、BD-1が選択されている時には、ENV GENのQ26がTRIGパルスによって導通し、LEVELとDYNAMICS (ACCENT)の組合せられた電圧がC53に充電されます。なお、LEVELの値はどの音源の時でも常に一定です。また、LEVEL/DYNAMICS CVは8本全てのトランジスタに印刷されますが、TRIG/バスが現在加わっているトランジスタにのみ流入します。Q26の出力はIC39dを過り、IC40により時間分割でD/AコンバータのREF端子へ送られて行きますが、瞬間はC53xR96の時定数に応じて減衰して行きます。特定数はBDのサウンド・データ全部がROMから読み出される時間より長くなる様に設定されています。

IC30のアドレス・カウンタのチャンネル番号とIC40/41のチャンネル番号が異なっています。これはROMのサウンド・データが、TRIGされた時よりCLK4の1サイクル分遅れてIC36にラッチされD/A変換される為です。したがってTRIG およびLEVEL/DYNAMICSデータもIC31に遅らせて1サイクル遅延させられています。

TR-707 Sound Data ROM

IC No.	ROM	CE	VOICE	ADDRESS	DATA
IC31	ROM1319K27	H	BASS DRUM 1	2K-1 ADRES	4K byte
	(15179K41)	H	BASS DRUM 2	2K-1 ADRES	4K byte
		H	SNARE DRUM 1	2K-1 ADRES	4K byte
		H	SNARE DRUM 2	2K-1 ADRES	4K byte
		H	LOW TOM	2K-1 ADRES	4K byte
		H	MID TOM	2K-1 ADRES	4K byte
		H	HI TOM	2K-1 ADRES	4K byte
		H	HI HAT	2K-1 ADRES	4K byte
		H	CON. BELL	2K-1 ADRES	4K byte
		H	CON. CLAP	2K-1 ADRES	4K byte
		H	FOURSHIRT	2K-1 ADRES	4K byte

TR-727 Sound Data ROM

IC No.	ROM	CE	VOICE	ADDRESS	DATA
IC31	ROM1319K27	H	HI BONGO	2K-1 ADRES	4K byte
	(15179K41)	H	LOW BONGO	2K-1 ADRES	4K byte
		H	MIDI HI CONGA	2K-1 ADRES	4K byte
		H	OPEN HI CONGA	2K-1 ADRES	4K byte
		H	LOW CONGA	2K-1 ADRES	4K byte
		H	HI TIMBALE	2K-1 ADRES	4K byte
		H	LOW TIMBALE	2K-1 ADRES	4K byte
		H	WHISTLE	2K-1 ADRES	4K byte
		H	ADJOO	2K-1 ADRES	4K byte
		H	HI CONGA	2K-1 ADRES	4K byte
		H	LOW CONGA	2K-1 ADRES	4K byte
		H	PARACAS	2K-1 ADRES	4K byte

Table 1

HI HAT

Output from Q35 has no distinction between closed hi hat and open hi hat and is given a particular waveshape (decay) at VCA Q22 and IC42 as OPEN/CLOSED select signal is applied on the base of Q21.

SINGLE SOUND PROCESSING

Each of CYMBAL voices (RIDE and CRASH) has dedicated sound ROM, address counter, D/A converter and envelope generator. The difference from Multiplex processing in circuit configuration is that envelope control is accomplished after the wave data becomes analog form. LEVEL/DYNAMICS (ACCENT CV) routed to Q18 emitter (CRASH) is charged into envelope capacitor C50 on a TRIG, giving a contour to CRASH sound passing through Q14.

TR-707 Sound ROM

IC NO.	ROM	CE	CS	VOICE	MEMORY
IC19	HN61256PC73 (15179663)	H	L	CRASH CYMBAL	32k byte
IC22	HN61256PC74 (15179664)	H	L	RIDE CYMBAL	32k byte

Hi Hat に対しては、もう一度エンベロープ回路(VCA-IC42a, Q32)が追加されており、クローズかオープンかによりディケイタイムを切替えています。

シングル音源

RIDE CYMBAL および CRASH CYMBAL は、それぞれ専用のアドレス・カウンタ、ROM および D/A コンバータを持っていますが動作原理はマルチ音源の場合と変わりません。ただし、エンベロープが D/A 変換後 VCA に加えられる点の違いがあります。

TR-727 Sound ROM

IC NO.	ROM	CE	CS	VOICE	MEMORY
IC19	HN61256PC81 (15179696)	H	L	QUIJADA	32k byte
IC22	HN61256PC82 (15179697)	H	L	STAR CHIME	32k byte

Table 2 表2

TESTING AND ADJUSTING

The built-in test program executes the following test and adjusting routines while in Test Mode.

RUNNING TEST PROGRAM

While holding down CLEAR and INSTRUMENT, switch the power ON. The unit is now in the test mode and the test program initiates test routines with TEST 1.

TEST 1. LED SEQUENTIAL LIGHTING

Upon entering test mode the program lights up LEDs, starting with MAIN KEY 1 through SCALE INDICATOR, PATTERN GROUP and CARTRIDGE (red and green alternately) and repeats.

Leave the LEDs lighting and go to TEST 2.

TEST 2. ALL LEDs AND LCD DOTS LIGHTING

Press ENTER and verify lighting of all LEDs and LCD dots.

Leave them lit and go to TEST 3.

TEST 3. SWITCHES AND ACCENT AMOUNT READING

Press ENTER. All LCD display will be cleared OFF. Referring to the illustration below, push numbered buttons 1-32 one by one and check for the lighting of corresponding dot on either Bass Drum (BonGo) or Snare Drum (Hi Conga) row on the display window.

Slide up or down ACCENT and verify that TEMPO MEASURE window reads 1 and 16 at the extremities of travel.

テストおよび調整

TR-707, TR-727 には回路機能チェックおよび調整用のプログラムが内蔵されています。このプログラムを走らせるにはテストモードに入る必要があります。

テストモード

CLEAR と INSTRUMENT ボタンを同時に押しながら電源をオンするとテストモードとなり、テスト 1 が自動的に実行されます。

テスト 1 LED 順次点灯

テストモードに入ると、メインキーの 1 から順次 LED が点灯して行きます。CARTRIDGE の LED は赤と緑が交互に点灯します。

LED の点灯はくり返されますが、そのままの状態ですト 2 へ進んで下さい。

テスト 2 LED および LCD 全点灯

ENTER を押します。全ての LED および LCD 上の全ドットが点灯する筈です。

そのままの状態ですト 3 へ進んで下さい。

テスト 3 スイッチおよびアクセントレベル読み込み

ENTER を押すと LCD のドットが消えます。パネル上のスイッチを押すと、右図に示す様に、対応した番号のドットが LCD の上に表示されます。

If not verified, go to ACCENT AMOUNT ADJUSTMENT below without exiting the test mode.

When all tests are satisfactory, turned the power off and on again to return to the normal operation mode (if necessary).

ACCENT AMOUNT ADJUSTMENT

This test must be carried out in the test mode and follow the tests above.

1. Set ACCENT at MIN and adjust TM2 of VOICING board for a transition point of "1" to/from "2" of TEMPO MEASURE display reading.
2. Set ACCENT at MAX and adjust TM3 for a transition point of "15" to/from "16" of TEMPO MEASURE display reading.

The unit will remain in the test mode until the power is turned OFF.

TEMPO CLOCK RATE ADJUSTMENT

This adjustment must be done in the normal operation mode.

1. Set TEMPO at FAST and adjust TM1 of VOICING board for 250 reading on TEMPO MEASURE window.

次に、アクセント (AC) つまみを上下させると LCD の TEMPO/MEASURE 部に数字が表示されます。MIN の位置で "1"、MAX で "16" とならない場合は、次のアクセントレベル調整へ進んで下さい。

調整が不要で、通常のモードに戻るには一旦電源をオフして下さい。

アクセントレベル調整


本調整はテストモードで行ないます。上記のテストの後で行なって下さい。

1. アクセント (AC) を MIN にセットし、TM2 (ボイシング基板) で TEMPO/MEASURE の表示が "1" が "2" になる臨界点に調整します。
2. AC を MAX にセットし、TM3 で表示が "15" が "16" になる臨界点に調整します。

テンポ調整

本調整は通常のモードで行ないます。テストモードになっている場合は、一度電源をオフして下さい。

TEMPO を FAST にセットし、TM1 (ボイシング基板) で TEMPO/MEASURE の表示が 250 になる様調整します。



VOLUME BOARD

TR-707 7313605000 (pcb 2291098002)

TR-727 7313805000 (pcb 2292019000)


View from foil side

BELOW PCB LAYOUT For TR-707

TR-727's: identical to TR-707's except for those represented in red in the circuit diagram left.

下の基板図はTR-707用です。


TR-727の場合は回路図の赤線表示に従って相違点を確認して下さい。



SWITCH BOARD


7313606000 (pcb 2291097903)


View from foil side



1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S





VOICING BOARD

TR-707 7313604000 (pcb 2291098102)


TR-727 7313804000 (pcb 2292018900)

BELOW PCB LAYOUT For TR-707

TR-727's identical to TR-707's except for those represented in red in the circuit diagram left.

下の電路図はTR-707用です。

TR-727の場合は同様の赤表示によって相違点を検察して下さい。



TR-707 VOICING BOARD 7313604000

View from foil side

IC DATA

CPU HD6303X
Pin Configuration (Top View)

PIN NO.	PORT NAME	DESCRIPTION
1-4	NC	Unused, pulled up +5V
5	P20	Unused, open
6	P21	output, TEMPO CLOCK
7	P22	input, TEMPO CLOCK (DIR IN)
8	P23	input, MBI LEVEL input trigger for internal ADC
9	P24	output, MIDI OUT
10	P25	output, TARE SYNC
11	P26	output, COUNT START (DIR IN)
12	P27	output, COUNT STOP (DIR IN)
13	NC	Unused, open
14	P30	IRQ1 unused, pulled down
15	P51	IRQ2
16	P33	input, ADDRESS LEVEL
17	P34	input, address A7---A0
18	P35	RAM unused, pulled up +5V
19	P36	RAM cathode control
20	P37	input, COUNT START (DIR IN)
21	P38	input, COUNT STOP (DIR IN)
22-24	NC	Unused, open
25-28	P60-P63	output, scanning signal to LED and KEY
29	P64	output, internal TEMPO CLOCK
30	P65	output, internal TEMPO CLOCK
31	P66	output, TARE SYNC TEMPO CLOCK
32	P67	output, Trigger (RIM SHOT:TR-707)(BI ADDRESS:TR-727)
33	Vcc	input, +5V power supply
34	NC	Unused, open
41-42	NC	Unused, address A15---A19
43	A8	output, address A8
44	Vss	output, address A7---A0
45	A7-A0	output, address A7---A0
53-54	NC	Unused, open
55-59	D7-D3	data bus D7---D3
60-61	NC	Unused, open
62	D2	data bus D2
63	NC	Unused, open
64-65	D1-D0	data bus D1---D0
66	BA	output, unused
67	LIR	output, unused
68	NC	Unused, open
69	NC	Unused, open
70	M74	output
71	RD	output
72	E	output, system clock 1MHz
73	Vss	output, system clock 1MHz
74	NC	Unused, open
75	EXTAL	external, 1.8M
76	NC	Unused, open
77	MFO	input, MFO mode setting pulled up +5V
78	MEL	input, MFO mode setting pulled down GND
79	NC	Unused, open
80	STER	input, MFO mode setting pulled up +5V (active low)

GATE ARRAY RDB3H114
Pin Configuration (Top View)

Multiple Address Counters

DESIGNATION	PIN	DESCRIPTION	I/O
CST	0	counter 0	0
	2	counter 1	0
	21	counter 2	0
	4	counter 3	0
	4	counter 4	0
	4	counter 5	0
	4	counter 6	0
	4	counter 7	0
REST	A	counter 0	1
	0	counter 1	1
	38	counter 2	1
	1	counter 3	1
	3	counter 4	1
	44	counter 5	1
	4	counter 6	1
	45	counter 7	1
	4	counter 8	1
	4	counter 9	1
	4	counter 10	1
	4	counter 11	1
	4	counter 12	1
	4	counter 13	1
	4	counter 14	1
	4	counter 15	1
	4	counter 16	1
	4	counter 17	1
	4	counter 18	1
	4	counter 19	1
	4	counter 20	1
	4	counter 21	1
	4	counter 22	1
	4	counter 23	1
	4	counter 24	1
	4	counter 25	1
	4	counter 26	1
	4	counter 27	1
	4	counter 28	1
	4	counter 29	1
	4	counter 30	1
	4	counter 31	1
	4	counter 32	1
	4	counter 33	1
	4	counter 34	1
	4	counter 35	1
	4	counter 36	1
	4	counter 37	1
	4	counter 38	1
	4	counter 39	1
	4	counter 40	1
	4	counter 41	1
	4	counter 42	1
	4	counter 43	1
	4	counter 44	1
	4	counter 45	1
	4	counter 46	1
	4	counter 47	1
	4	counter 48	1
	4	counter 49	1
	4	counter 50	1
	4	counter 51	1
	4	counter 52	1
	4	counter 53	1
	4	counter 54	1
	4	counter 55	1
	4	counter 56	1
	4	counter 57	1
	4	counter 58	1
	4	counter 59	1
	4	counter 60	1
	4	counter 61	1
	4	counter 62	1
	4	counter 63	1
	4	counter 64	1
	4	counter 65	1
	4	counter 66	1
	4	counter 67	1
	4	counter 68	1
	4	counter 69	1
	4	counter 70	1
	4	counter 71	1
	4	counter 72	1
	4	counter 73	1
	4	counter 74	1
	4	counter 75	1
	4	counter 76	1
	4	counter 77	1
	4	counter 78	1
	4	counter 79	1
	4	counter 80	1
	4	counter 81	1
	4	counter 82	1
	4	counter 83	1
	4	counter 84	1
	4	counter 85	1
	4	counter 86	1
	4	counter 87	1
	4	counter 88	1
	4	counter 89	1
	4	counter 90	1
	4	counter 91	1
	4	counter 92	1
	4	counter 93	1
	4	counter 94	1
	4	counter 95	1
	4	counter 96	1
	4	counter 97	1
	4	counter 98	1
	4	counter 99	1
	4	counter 100	1

μPC624C
Pin Configuration (Top View)

Block Diagram

