

# Models 545A \& 548A Microwave Frequency Counters 

## MANUAL CHANGE INFORMATION

MODEL 545A/548A

At EIP we continually strive to keep up with the latest electronic developments by adding circuit and component improvements to our instruments as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes into the printed manuals immediately. As a result, your counter may contain some or all of the following changes.
$\downarrow$
PAGE NUMEER
9.3 Front Card Guide Assembly is now part number 5210199.

Rear Card Guide Assembly is now part number 5210200.
08-1 Add to NOTE: When the counter is in REMOTE the RESET key on the front panel keyboard acts as the RETURN TO LOCAL key.

106-3 Q2, Q3, and Q7 are now MMT 3960, part number 4710017. $R 23$ is no:v 360 ohm, part number 4010361.

108-5 C21 is now part number 2150030.
C24 is now part number 2150028 .
$C 26$ is now part number 2150026 .
C27 is no:v part number 2150029.

## MANUAL CHANGE INFORMATION

MODELS 545A / 548A
At EIP we continually strive to keep up with the latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested. Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. As a result, your counter may contain some or all of the changes listed below.

## IMPORTANT, PLEASE READ

The signatures will change with the revision level of the PROMs that are installed in each counter. Insert this page in your manual as soon as you unpack the instrument. Match your PROMs to the signatures in the following table.


## List of Effective Pages

This List of Effective Pages gives the most recent date on which the technical material on any given page was altered. If a page is simply rearranged due to a technical change on a previous page, it is not listed as a changed page. Within the manual, changes are marked with a vertical bar in the margin.
Pages Effective Date
FIRST EDITION. ..... April, 1981

## Printing History

New editions incorporate all update material since the previous edition. The date on the title page changes only when a new edition is published. If minor corrections and updates are incorporated, the manual is reprinted but the date and edition number on the title page do not change.

FIRST EDITION
April, 1981

## Certification

EIP Microwave certifies that this instrument was thoroughly inspected and tested, and found to be in conformance with the specifications noted herein at time of shipment from factory.

## Warranty

EIP Microwave warrants this counter to be free from defects in material and workmanship for one year from the date of delivery. Damage due to accident, abuse, or improper signal level, is not covered by the warranty. Removal, defacement, or alteration, of any serial or inspection label, marking, or seal, may void the warranty. EIP Microwave will repair or replace at its option, any components of this counter which prove to be defective during the warranty period, provided the entire counter is returned PREPAID to EIP or an authorized service facility. In-warranty counters will be returned freight prepaid; out-of-warranty units will be returned freight COLLECT. No other warranty other than the above warranty is expressed or implied.

## Table of Contents

## Section 1, General Information

Description ..... 1-1
Specifications ..... 1-2
Section 2, Installation
Installation ..... 2-1
Counter Identification ..... 2-1
Shipping and Storage ..... 2-1
Performance Checkout Procedure ..... 2-1
Section 3, Operation
Front Panel Controis and Indicators ..... 3-1
Display ..... 3-1
Operating Status ..... 3-2
Power Meter/DAC Option ..... 3-2
Signal Input ..... 3-3
Rear Panel Controls and Connectors ..... 3-4
Keyboard ..... 3-5
Units ..... 3.5
Clear (Data/Display) ..... 3.5
Band Selection ..... 3-6
Resolution/Gate Time Selection ..... 3-7
Display and Data Entry Sequence ..... 3-8
Multiply Function ..... 3-9
Frequency Limits ..... 3-10
Test Selection ..... 3-11
Set-Up for Basic Frequency Measurement ..... 3-13
Frequency Offsets ..... 3-13
Display Error Messages ..... 3-14
Section 4, Theory of Operation
General ..... 4-1
Basic Counter ..... 4-2
Band 2 Converter ..... 4-2
Band 3 Converter ..... 4-7
Converter Control A108 ..... 4-7
Converter A203 ..... 4-7
Operation ..... 4-9
Section 5, Maintenance and Service
Fuse Replacement ..... 5-1
Air Circulation ..... 5-1
Periodic Maintenance ..... 5-1
Factory ..... 5-2
Field ..... 5-2
Section 6, Troubleshooting
Signature Analysis ..... 6-1
Free Running ..... 6-1
Program Controlled ..... 6-3
Self Diagnostics ..... 6-3
Keyboard Controlled Circuit Tests ..... 6-4
Tests ..... 6-6
Significant Addresses, I/O Ports ..... 6.8
Significant Addresses, RAM ..... 6-10
Troubleshooting Trees ..... 6-11
Test Equipment Required ..... 6-11
Section 7, Adjustments and Calibrations
General ..... 7-1
Power Supply Adjustments ..... 7.1
Converter Calibration ..... 7-3
Coarse Adjustment ..... 7-3
Fine Adjustment ..... 7-4
Time Base Calibration ..... $7-5$
Temperature Compensated Crystal Oscillator (TCXO) ..... 7-5
TCXO Calibration ..... 7-6
Display Intensity ..... 7-6
Section 8, Performance Tests
General ..... 8-1
Variable Line Voltage ..... 8-1
Required Test Equipment ..... 8-1
Band 1 ..... 8-1
Band 2 ..... 8-2
Band 3 ..... 8-2
Section 9, Functional Description and Illustrated Parts Breakdown ..... 9.1
Reference Designation ..... 9-2
Abbreviations ..... 9-2
545A/548A Microwave Counter Top Assembly
Parts List ..... 9-3
545/548 Overall Block Diagram ..... 9-5
A101 Counter Interconnect ..... 100-1
A102 Power Supply ..... 101-1
A105 Microprocessor ..... 105-1
A106 Count Chain ..... 106-1
A107 Gate Generator ..... 107-1
A108 Converter Control ..... 108-1
A109 Band 2 Converter ..... 109-1

## Table of contents, continued

Section 9, (Continued)
A110 Front Panel Display and Keyboard ..... 110-1
A111 Front Panel Logic ..... 111.1
A203 Microwave Converter ..... 203-1
A201A Voltage Control Oscillator ..... 201A-1
A201B IF Amplifier ..... 201B-1
Section 10, Options
Option 01, Digital-to-Analog Converter (DAC) ..... $01-1$
Specifications ..... 01-1
Operation ..... 01-1
Theory of Operation ..... 01-2
Calibration ..... 01-6
Troubleshooting ..... $01-7$
DAC Signatures ..... 01-8
Parts List ..... 01-9
Option 02, Power Measurement ..... 02-1
Specifications ..... 02-1
Operation ..... 02-1
Theory of Operation ..... 02-2
Calibration ..... 02-6
Option 03, Time Base Oscillators ..... 03/4/5-1
04, 05 Oven Oscillator Power Supply ..... 03/4/5-3
Oven Oscillator Calibration ..... 03/4/5-4
Option 06, Extended Frequency Capability ..... 06-1
Specifications ..... 06-1
Operation ..... 06-1
Theory of Operation - Hardware ..... 06-2
Theory of Operation - Software ..... 06-3
Performance Tests ..... 06-7
PAGE PAGE
Section 10, (Continued)
Option 07, Remote Programming/BCD Output ..... $07-1$
Specifications ..... 07-1
Operation ..... $07-1$
BCD Output ..... 07.1
Remote Programming ..... 07-2
Control Line Functions ..... 07-2
Data Line Functions ..... 07-2
Program Line Functions ..... 07-3
Data Entry ..... 07-4
Data Examples ..... 07-4
Remote Programming Pin Connections ..... 07-5
Theory of Operation ..... 07-6
Parts List ..... 07-9
Option 08, General Purpose Interface Bus (GPIB) ..... 08-1
Introduction ..... 08-1
Equipment ..... 08-1
Setting Address Switch ..... 08-1
GPIB Functions Implemented ..... 08-3
Programming ..... 08-3
Program Code Set ..... 08-4
Format of GPIB Instructions ..... 08-6
Definitions ..... 08-7
Available Commands ..... 08-8
Measurement Output Format ..... 08.10
Reading A Measurement ..... 08-11
Program Examples ..... 08-12
Parts List ..... 08-15
Option 09, Rear Input ..... 09-1
010, Chassis Slides ..... 010-1
Appendix A, Accessories ..... A-1
590 Frequency Extension Cable Kit ..... A-1
Service Kit ..... A-3

## List of Illustrations

Figure Number Page
3-1. Front Panel, Model 545A ..... 3-1
3-2. Front Panel, Model 548A ..... 3-3
3-3. Rear Pane ..... 3-4
3-4. Keyboard ..... 3.5
4-1. Counter Block Diagram, Simplified ..... 4-1
4-2. Band 2 Converter Block Diagram, Simplified ..... 4-3
4-3. Band 2 Converter Operation ..... 4-4
4-4. Band 2 Operating Ranges ..... 4-5
4-5. Band 3 Converter, Simplified ..... 4-6
4-6. Band 3 Operation, Simplified ..... 4.8
4-7. Band 3 Search for Signal ..... 4-10
4-8. Determine Largest Signal ..... $4-11$
4-9. YIG Centering ..... 4-12
4-10. $\quad$ Calculate $N$ and VCO Frequency ..... 4-13
4-11. Band 3 Signal Tracking ..... 4-14
4-12. Increase VCO Reference Frequency ..... 4-15
4-13. Band 4 Overall Operation ..... 4-16
4-14. Harmonic Mixing Ranges ..... 4-17
4-15. Search for Signal ..... 4-18
4-16. Center YIG on Signal ..... 4-19
4-17. $\quad$ Determine $N$ and $+/-$ Sign ..... 4-20
4-18. Select Proper VCO Frequency ..... 4-21
6-1. Microprocessor Free Running Signatures ..... 6-2
6-2. Basic PROM Set ..... 6-3
6-3. $\quad$ Self Diagnostic Error Indications ..... 6-3
6-4. Keyboard Configuration for Tests RequiringHexadecimal Inputs6-4
6-5. Keyboard Test Signatures ..... 6-5
6-6. Converter Ramp Test Signatures ..... 6-6
6-7. I/O Addresses ..... 6-8
6-8. RAM Frequency Storage ..... 6-10
6-9. RAM Power Storage ..... 6-10
6-10. Troubleshooting Test Equip. Required ..... 6-11
6-11. Main Troubleshooting Tree ..... 6-12
6-12. Program Inoperative ..... 6-13
6-13. Keyboard ..... 6-14
6-14. Band 1 ..... 6-15
6-15. $\quad 200 \mathrm{MHz}$ Test ..... 6-16
6-16. Band 2 ..... $6 \cdot 16$
6-17. Band 3 ..... 6-17
6-18. $\quad$ Power Meter \& Power Meter Zero DAC ..... 6-20
Figure Page
01-1. DAC Board, Simplified ..... 01-2
01-2. Keyboard Control ..... 01-4
01-3. DAC Board Update ..... $01-5$
01.4. DAC Component Locator ..... 01-10
01-5. DAC Schematic ..... $01-11$
02-1. Power Meter Hardware ..... 02-2
02-2. Power Meter Task ..... 02-3
02-3. Power Meter/Gate Generator Component Locator ..... 02-8
02-4. Power Meter/Gate Generator Schematic ..... $02-9$
03/4/5-1. Time Base Oscillator Option Specifications ..... 03/4/5-1
03/4/5-2. Component Location, Time Base Option ..... 03/4/5-2
03/4/5-3. Time Base Option, Interconnection Diagram ..... 03/4/5-2
03/4/5-4. Oven Oscillator Power Supply (A112)
Component Location ..... 03/4/5-3
03/4/5-5. Time Base Calibration ..... 03/4/5-4
$03 / 4 / 5-6$. Time Base Option Schematic ..... 03/4/5-6
06-1. Frequency Extension Block Diagram ..... $06-2$
06-2. Down Conversion of Band 4 Signal ..... 06.3
06-3. Band 4 Program, Flow Diagram ..... 06-4
06-4. Harmonic Mixing Ranges ..... 06-6
06-5. Location of Installed Band 4 Converter ..... 06-8
07-1. Data Entry Timing ..... 07-4
07-2. Remote Programming/BCD Block Diagram ..... $07-7$
07-3. Remote Programming/BCD Component Locator ..... $07-10$
07-4. Remote Programming/BCD
Schematic ..... $07-11$
08-1. Allowable Address Codes ..... 08-13
08-2. Location of GPIB in Counter ..... 08-14
08-3. GPIB Component Locator ..... 08-16
08-4. GPIB Schematic ..... $08-17$
010-1. Side View of Counter with Option 10 Installed ..... 010-1

## Section 1 General Information



## DESCRIPTION

The 54XA series counters are microprocessor-based heterodyne instruments. The 545A and 548A span the frequency range from 10 Hz to 18 GHz and 10 Hz to 26.5 GHz , respectively. The model 548 A , when equipped with frequency extension capability (Option 06), is used in conjunction with a remote sensor (See Model 590) to measure up to 110 GHz .

Using keyboard control, the 54XA series counters provide frequency offsets and frequency selectivity. Options include Power Measurement, full Systems capability via GPIB or BCD/Remote Programming and D/A Converter output.

Full frequency range is covered in three bands. Band 1 is a high impedance input ( $1 \mathrm{M} \mathrm{ohm} / 20 \mathrm{pF}$ ), and spans a 10 Hz to 100 MHz range, with a sensitivity of 25 mV RMS. Band 2 has an input impedance of 50 ohms, a 10 MHz to 1 GHz range, with a sensitivity of -20 dBm . Band 3 has an input impedance of 50 ohms nominal over a range of 1 GHz to 18 (or 26.5 ) GHz, and a sensitivity to -30 dBm . For frequencies above 26.5 GHz a remote sensor, with an appropriate waveguide input, is called Band 4 .

Measurements are presented on a 12 digit LED display that is sectionalized to read $\mathrm{GHz}, \mathrm{MHz}, \mathrm{kHz}$, and Hz . When the optional power measurement function is activated, the digits on the far right display power in dBm with .1 dB resolution, and frequency resolution is limited to 100 kHz .

## SPECIFICATIONS

| BAND 1 |  |
| :---: | :---: |
| RANGE | 10 Hz to 100 MHz |
| SENSITIVITY | 25 mV rms |
| IMPEDANCE | $1 \mathrm{M} \Omega / 20 \mathrm{pF}$ |
| CONNECTOR | BNC (female) |
| MAX. INPUT LEVEL | 120 Vrms * |
| DAMAGE LEVEL | 150 Vrms * |
|  | * (Above $1 \overline{\mathrm{KHz}}$ max. input will decrease at 6 dB /octave down to 3.0 V rms .) |


| BAND 2 |  |
| :---: | :---: |
| RANGE | 10 MHz to 1 GHz |
| SENSITIVITY | -20 dBm |
| DYNAMIC RANGE | 30 dB |
| IMPEDANCE | $50 \Omega$ Nominal |
| CONNECTOR | BNC (female) |
| MAX. INPUT LEVEL | $+10 \mathrm{dBm}$ |
| DAMAGE LEVEL | +27 dBm |
| ACQUISITION TIME | $<50 \mathrm{msec}$ |


| BAND 3 |  |  |
| :---: | :---: | :---: |
| RANGE | 1 GHz to $18 \mathrm{GHz}(26.5 \mathrm{GHz}$ for model 548 A$)$ |  |
| SENSITIVITY | $\begin{aligned} & -30 \mathrm{dBm}: \\ & -25 \mathrm{dBm}: 12.4 \mathrm{GHz}-12.4 \mathrm{GHz} \\ & -18 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{dBm}: 18 \mathrm{GHz}-22 \mathrm{GHz} \\ & -15 \mathrm{dBm}: 22 \mathrm{GHz}-26.5 \mathrm{GHz} \end{aligned}$ |
| DYNAMIC $\bar{R} A N G \bar{E}$ | 1 GHz to $12,4 \mathrm{GHz}, 37 \mathrm{~dB}$ 12.4 GHz to $18 \mathrm{GHz}, 32 \mathrm{~dB}$ | 18 GHz to $22 \mathrm{GHz}, 27 \mathrm{~dB}$ 22 GHz to $26.5 \mathrm{GHz}, 22 \mathrm{~dB}$ |
| IMPEDANCE | $50 \Omega$ Nominal |  |
| CONNECTOR | Model 545A - Precision type N, (female) Model 548A - APC - 3.5 (female) |  |
| MAX. INPUT LEVEL | L +7 dBm |  |
| DAMAGE LEVEL | 5 Watts (+37 dBm) |  |
| ACOUISITION TIME | E_ $\sim 250 \mathrm{msec}$ Independent of frequency |  |
| AUTO AMPLITUDE DISCRIMINATION | (Automatic amplitude discrimination of two frequencies) 10 dB |  |
| FM MODULATION | $20 \mathrm{MHz} \mathrm{P.P} \mathrm{up} \mathrm{to} 10 \mathrm{MHz}$ rate |  |
| VSWR | <2.5:1 typical |  |
| FREQUENCY LIMIT | K Keyboard control of desired limits (standard). Counter <br> will measure largest signal within programmed limits.  <br> Signal outside operating band must be separated by at  <br> least 100 MHz from either limit. For signals more than  <br> 10 dB above desired signal, separation is typically 200  <br> MHz  |  |


| TIME BASE |  |
| :---: | :---: |
| FREQUENCY | 10 MHz TCXO |
| AGING RATE | $<\left\|3 \times 10^{-7}\right\|$ per month |
| SHORT TERM | $<\left\|1 \times 10^{-9}\right\| \mathrm{rms}$ for one second averaging time. |
| TEMPERATURE | $<\mid 2 \times 10^{-6} 60^{\circ} 10+50^{\circ} \mathrm{C}$ |
| LINE VARIATION | $<\left\|1 \times 10^{-7}\right\| \pm 10 \%$ change. |
| WARM UP TIME | NONE |
| OUTPUT FREQUENCY | 10 MHz , square-wave, 1 V p-p minimum into 50 ohms. |
| EXT. TIME BASE | Requires $10 \mathrm{MHz}, 1 \mathrm{~V}$ p-p minimim into 300 ohms . |

## SPECIFICATIONS, continued

| GENERAL <br> RESOLUTION | Front panel keyboard input select 1 Hz to 1 GHz |
| :---: | :---: |
| MEASUREMENT TIME | 1 msec for 1 KHz resolution 1 sec for 1 Hz resolution |
| DISPLAY | 12 digit LED sectionalized |
| ACCURACY | $\pm 1$ count $\pm$ time base error |
| TEST | Front panel selected diagnostics |
| SAMPLE RATE | Controls time between measurements variable from 100 msec typ. to 10 sec . Switchable Hold position holds display indefinitely. |
| RESET | Resets display to zero and initiates new reading |
| OFFSETS | Keyboard control of frequency offsets (standard) and power offsets (standard with power measurement Option 02). Displayed frequency (power) is offset by entering value to $\mathbf{i} \mathrm{Hz}$ resolution ( 0.1 dB power). |
| OPERATION TEMP. | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ |
| POWER | 100/120/220/240/VAC $\pm 10 \%$ (selectable) 50 to $60 \mathrm{~Hz}, 60 \mathrm{VA}$ typical |
| WEIGHT, NET | $\sim 20 \mathrm{lbs} .(9.07 \mathrm{~kg}$ ) |
| WEIGHT, SHIPPING | $\sim 25$ lbs. ( 11.34 kg ) |
| DIMENTIONS (HWD) | $3.5^{\prime \prime} \times 16.75^{\prime \prime} \times 14.0^{\prime \prime}(89 \mathrm{~mm} \times 425 \mathrm{~mm} \times 356 \mathrm{~mm})$ |
| ACCESSORIES FURNISHED | Power Cord and Manual |


| BAND 4 <br> Used with 548A/06 Counter and 590 Frequency Extension Kit |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| OPTIONS | 91 | 92 | 93 | 94 |
| SELECT BAND | 41 | 42 | 43 | 44 |
| Waveguide Band Range <br> Sensitivity (typ) Waveguide Size Waveguide Flange Max. Input (typ) Damage Level | Ka $26.5-40 \mathrm{GHz}$ $-25 \mathrm{dBm}(-20 \mathrm{dBm} \mathrm{min})$ Wr-28 UG-599/U +5 dBm +10 dBm | $\begin{gathered} \mathrm{U} \\ 40-60 \mathrm{GHz} \\ -25 \mathrm{dBm} \\ \text { WR-19 } \\ \text { UG-383/U } \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ | $E$ $60-90 \mathrm{GHz}$ -25 dBm WR-12 UG-387/U +5 dBm +10 dBm | $\begin{gathered} \mathrm{W} \\ 90-110 \mathrm{GHz} \\ -25 \mathrm{dBm} \\ \mathrm{WR} \cdot 10 \\ \text { UG-387/U } \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ |
| EXAMPLE: If desired measurement is $60-90 \mathrm{GHz}$ the required equipment is : <br> Model 548A with Option 06 - Extended Frequency and <br> Model 590 - Extended Frequency Cable Kit with <br> Option 93 - Remote Sensor |  |  |  |  |

## SPECIFICATIONS, continued

## OPTIONS

## See Section 10 for detailed information.

01 D TO A CONVERTER
DAC will convert any three consecutively displayed digits into an analog voltage output on rear panel.

02 POWER METER
1 to $18 / 26.5 \mathrm{GHz}$ will measure sine wave amplitude to 0.1 dBm resolution and display simultaneously with frequency.
Power offset to 0.1 dB resolution, selectable from front panel.
Option will not degrade the basic performance of the counter.
TIME BASE OSCILLATOR OPTIONS:

|  | 03 | 04 | 05 |
| :--- | :---: | :---: | :---: |
| AGING RATE/24 HOURS <br> (After 72 hour warm-up) | $<\left\|5 \times 10^{-9}\right\|$ | $<\left\|1 \times 10^{-9}\right\|$ | $<\left\|5 \times 10^{-10}\right\|$ |
| SHORT TERM STABILITY <br> (1 second average) | $<1 \times 10^{-10} \mathrm{rms}$ | $<1 \times 10^{-10} \mathrm{rms}$ | $<1 \times 10^{-10 \mathrm{rms}}$ |
| $0^{\circ}$ to $+50^{\circ} \mathrm{C}$ TEMPERATURE <br> STABILITY | $<\left\|6 \times 10^{-8}\right\|$ | $<\left\|3 \times 10^{-8}\right\|$ | $<\left\|3 \times 10^{-8}\right\|$ |
| $\pm 10 \%$ LINE VOLTAGE CHANGE | $<\left\|5 \times 10^{-10}\right\|$ | $<\left\|2 \times 10^{-10}\right\|$ | $<\left\|2 \times 10^{-10}\right\|$ |

06 EXTENDED FREQUENCY CAPABILITY -548A
Use in conjunction with models 590 Frequency Extension kit

07 REMOTE PROGRAMMING/BCD OUTPUT

08 GPIB - Provides programming and output capability per IEEE 488-1978.

09 REAR INPUT

10 CHASSIS SLIDES

## Section 2 <br> Installation

## INSTALLATION

No special installation intructions are required. The counter is a self-contained bench or rack mounted unit, and only requires connection to a standard, $100 / 120 / 220 / 240 \mathrm{~V} 50-60 \mathrm{~Hz}$ power line for operation.

## CAUTION

Check current rating of counter fuse and setting of rear panel VAC selector switch before applying power to counter.

## COUNTER IDENTIFICATION

This counter is identified by two sets of numbers. The model number 545A or 548A, and a serial number that is located on a label affixed to the rear panel. Both must be mentioned in any correspondence regarding your counter.

## SHIPPING AND STORAGE

Wrap the counter in heavy plastic or kraft paper, and repack in original container if available. If the original container can not be used, use a heavy ( 275 lb test) double-walled carton with approximately four inches of packing material between the counter and the inner carton. Seal carton with strong filament tape or strapping. Mark the carton to indicate that it contains a fragile electronic instrument. Ship to the EIP address on the title page of this manual.

## PERFORMANCE CHECKOUT PROCEDURE

The following procedure can be done without special tools or equipment.

1. Turn counter POWER switch off. Check fuse rating and setting of AC POWER switch on the rear panel.
2. Connect the power cord to $100 / 120$ or $220 / 240 \mathrm{~V}, 50-60 \mathrm{~Hz}$ single-phase power source. The ground terminal on the power cord plug should be grounded.
3. Turn POWER switch on. Dashes will be displayed for about one second, followed by all 0's. This indicates that the automatic self-check has been completed.

4. This completes the performance checkout procedure.

## Section 3 Operation



Figure 3-1. Front Panel, Model 545A

## FRONT PANEL CONTROLS AND INDICATORS

DISPLAY

- The 12 digit LED display provides a direct numerical readout of a measurement or of an input frequency. The frequency readout is displayed in a fixed position format that is sectionalized in $\mathrm{GHz}, \mathrm{MHz}, \mathrm{kHz}$ and Hz . Power information is displayed in dBm to 0.1 dB resolution, on the three right-most digits. When both power and frequency are displayed, frequency resolution is limited to 100 kHz .
- POWER switch turns counter on.
- SAMPLE RATE/HOLD varies time between measurements from 0.1 to 10 seconds (nominal). (Gate time is added to sample time, thus the minimum reading for 1 Hz resolution is 1.1 seconds.) The last reading is retained indefinitely in HOLD.
- GATE lights when the signal gate is open and a measurement is being made.
- SEARCH lights when the counter is not locked to an input signal.
- RESET manually over-rides all controls, resets the counter and converter, and initiates a new reading.


## OPERATING STATUS

The operating status of the counter is indicated by a series of LEDs. When the counter is displaying input data, instead of a measurement, the appropriate LED status indicator will flash.

- REMOTE lights to indicate that front panel controls are disabled, and that the counter is being controlled by the GPIB option (08), or by the BCD/Remote Programming option (07).
- EXT REF lights to indicate the counter is set to an external time base reference.


## CAUTION

## When EXT REF lights it dees NOT indicate that correct signal level has been applied.

- dBm lights to indicate that the Power Meter option (02) is active.
- FRO LMT, LOW/HIGH lights when frequency limits for Band 3 operation have been selected.
- OFFSET, PWR/FRQ lights when power and/or frequency offsets are stored in the counter memory.
- Band 1, 2, 3, 41, 42, 43, 44 light to indicate which operating range has been selected. When any Band 4 annunciator is lit it indicates that the Extended Frequency Capability option (06) has been selected (Available on 548A only).
- DAC lights to indicate that the Digital-to-Analog Converter option 01 is active.
- MLT lights to indicate the multiplier function is active.


## POWER METER/DAC OPTION KEYBOARD

Four keys control the operation of these options.

- ON/OFF push button activates/deactivates power meter.
- OFFSET push button activates the power offset function.
- $\quad \mathrm{dB}$ pushbutton acts as a terminator for the input of power offsets.
- DAC pushbutton, followed by two digits (00-12), activates the DAC option. The number keyed in will select the most significant digit ( $00=O F F, 01=1 \mathrm{~Hz}, 12=10 \mathrm{GHz}$ ).


Figure 3-2. Front Panel, 548A

## SIGNAL INPUT

- Band 1 input connector (BNC female) has a nominal input impedance of 1 Meg ohms, shunted by 20 pF . It is used for measurements in the range of 10 Hz to 100 MHz .
- Band 2 input connector (BNC female) has a nominal input impedance of 50 ohms. It is used for measurements in the range of 10 MHz to 1 GHz .
- Band 2 input connector on the model 545A is a precision type $N$ female. It is used for counter operation in the range of 1 GHz to 18 GHz . Model 548A has an APC-3.5 female connector that is used for operation in the range of 1 GHz to 26.5 GHz .
- Band 4 is used in conjunction with the Extended Frequency capability option (06), the Model 590 Frequency Extension Cable kit and a remote sensor. Remote sensors are options to the Model 590 and cover waveguide bands from 26.5 to 110 GHz .


Figure 3-3. Rear Panel

## REAR PANEL CONTROLS AND CONNECTORS

- AC POWER connector accepts the power cord supplied with the counter.
- FUSE provides overload protection. Use a 1 amp slow-blow MDL type fuse for $100 / 120 \mathrm{~V}$ operation. Use a .50 amp slow-blow FST type fuse for 220/240 V operation.
- VAC SWITCH sets the operating voltage of the counter to match power line. There are 4 settings: $100,120,220$, and 240 VAC. Counter will operate at voltages within $\pm 10 \%$ of selected line voltage, at frequencies of 50 to 60 Hz .


## CAUTION

Switch setting and fuse rating must match power line voltage.

- GPIB connector is used with the IEEE 488-1978 General Purpose Interface Bus option (08).
- BCD OUTPUT and REMOTE PROGRAMMING connectors (not shown) replace the GPIB connector when the counter is equipped with the BCD OUTPUT/REMOTE PROGRAMMING option (07).
- TIME BASE ADJUST control is used with options 03,04 , or 05 only. Screwdriver adjustment allows precise setting of the internal ovenized crystal oscillator.
- TIME BASE INT/EXT switch selects either the internal time base or an external 10 MHz reference.
- TIME BASE connector (BNC female) allows monitoring of internal 10 MHz time base, or input of an external 10 MHz reference.


Figure 4-4. Keyboard

## KEYBOARD

The keyboard consists of 16 pushbuttons that control major functions of the counter. Twelve keys are used for numerical data entry, the digits 0 through 9 , the decimal point and the minus sign. Two keys $(\mathrm{MHz}$ and GHz ) act as terminators for the input of frequency offset or frequency limits. The CLEAR DATA and CLEAR DISPLAY keys are used to clear stored or displayed data. Seven of the numerical keys are also used to select the band, resolution, test function, frequency offset, frequency limits, and multiplier function.

## UNITS (MHz/GHz)

PRESS


Completes Entry Sequence

PRESS:Completes Entry Sequence

## CLEAR (DATA/DISPLAY)

|  | DATA | Return "STORED" data of selected function to Power On state. |
| :--- | :--- | :--- |
| PRESS: | CLEAR <br> CLEAR | Clears Lisplay. Does not affect stored data. Restores counter to |
|  | $\square$ | measurement mode. |

## BAND SELECTION

To select one of three standard operating bands on the model 545A or 548A.


Notice annunciator flash and selected band number will light when chosen. This feature allows multiple inputs to be connected and selected in turn.

The "BAND" KEY followed by a numeric key enables the following band selection.

|  | PRESS: | $\square$ |
| :--- | :--- | :--- |
|  | $\square 10 \mathrm{~Hz} \cdot 100 \mathrm{MHz}$ Input |  |
| PRESS: | $\square$ | $\square 10 \mathrm{MHz} \cdot 1 \mathrm{GHz}$ Input |
| PRESS: | $\square$ | $\square \mathrm{BAND}$ |
|  | $\square$ | 3 |

On the model 548A equipped with option 06, a 590 cable kit and appropriate optional remote sensor, Band 4 is selected by:
PRESS: $\quad \stackrel{\text { BAND }}{\square} 4$
For example, with the 91 Sensor you will press $\begin{array}{lll}\text { BAND } & \square & 4 \\ & & 1\end{array}$

## RESOLUTION / GATE TIME SELECTION



As the resolution is decreased from 1 Hz to 1 kHz , the gate time LED should cycle faster:

- 1 Hz resolution equals a gate time of 1 sec .
- $10 \mathrm{~Hz}=100 \mathrm{msec}$ Gate time
- $100 \mathrm{~Hz}=10 \mathrm{msec}$ Gate time
- 1 KHz to $1 \mathrm{GHz}=1 \mathrm{msec}$ Gate time


## DISPLAY AND DATA ENTRY SEQUENCE

The keyboard display and data entry sequences are segmented into four main groups. All keyboard operations must be started by choosing the function first.

DATA ENTRY - enter offsets or limits

Sequence: 1. FUNCTION, SIGN (plus sign not required), NUMBER , DECIMAL, NUMBER , UNITS (decimal and second number is optional )
2. FUNCTION , NUMBER

Examples:

2. $\quad \square$ 2

DISPLAY DATA - display previously entered data

Sequence: FUNCTION,CLEAR DISPLAY
Example


CLEAR DATA - clear entered data

Sequence: 1. FUNCTION, CLEAR DATA
2. FUNCTION, 0 , UNITS
3. FUNCTION, UNITS

Examples: 1.

2.


3.


CLEAR ENTRY - clear display before completing data entry

Sequence: FUNCTION,STRING,CLEAR DISPLAY

Example :


## MULTIPLY FUNCTION:

In the multiply function the measured frequency is multiplied by an integer up to 99. The result is displayed to 1 KHz resolution. If the results of the multiplications are too big for the front panel to display, the front panel will show F's.

## EXAMPLES:



AND KEY IN TWO DIGIT NUMBER


NOTE: When "MULT" key is pressed the annunciator "MLT" will flash until the sequence is completed. The two digit multiplier ( m ) will be displayed as the numbers are entered.

To clear the multiplier function the following operation is performed.


This sequence clears the multiplier function and multiplier (m).
$m X \pm b$

By using the frequency offsets and multiply functions the counter can automatically perform $\mathrm{mX} \pm \mathbf{b}$ calculations.

The equation for the function performed is:
Displayed Reading $=m X \pm b$ where $m=$ Multiplier (up to 99) entered from keyboard.

$$
\begin{aligned}
X & =\text { Input frequency. } \\
\pm b & =\text { Frequency offset entered from the keyboard. }
\end{aligned}
$$

TO DO $m \mathrm{x} \pm \mathrm{b}$ CALCULATION FOR $\mathrm{m}=2, \mathrm{~b}=-70 \mathrm{MHz}$


## FREQUENCY LIRITS

Frequency limits can be entered to 10 MHz resolution.
PRESS:
PRESS:
PRESS:
PRESS:
PRESS:

PRESS: $\quad \square \quad$| GHz |
| :--- |
| Thz |
| To terminate input sequence. Notice FRQ LMT Hi annunciator |
| solidly lit. |

To recall stored limits.

| PRESS: | FREQ LIMIT |  |  |  | FREQ LIMIT |  | CLEAR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CLEAR |  |  |  |  |
|  | low |  | DISPLAY |  | high |  | DISPLA |

To clear data memory and remove frequency limits.

selected limit(s) are erased. Also notice "FRO LMT LOW HI" annunciators are out.

NOTE: High and low limits should be separated by at least 100 MHz .

## TEST SELECTION

The following tests will verify proper operation of most functional areas of the counter. At the initial turn on the counter performs a RAM and PROM check. During this check dashes are displayed until the check has been completed.

RAM and PROM
The processor writes a sequential bit pattern to each RAM location, then independently reads that pattern. Thus each bit in each location is checked. If the RAM check fails the display will show all " $E$ 's". This indicates that the RAM or the RAM decoding is faulty.

The PROM check verifies the PROM bit pattern. If the PROM check fails an error message will be displayed. This indicates that the PROM's or the PROM decoding is faulty. See Section 6.

If both RAM and PROM check are good the counter will begin normal operation about one second after turn on. The counter will now display all 0 's.

200 MHz SELF TEST

PRESS: $\quad \square \quad \square \quad 0 \quad 1$

Notice display is 200 MHz . This verifies operation of the time base reference and it's associated circuits, the signal selection, the count chain, and the local oscillator.

## LED TEST



Notice all LED segments and yellow annunciators are lit. This verifies operation of all visual indicators

## LED SEGMENT TEST



Notice each segment of each display digit is lit in turn. The sample rate pot will change the rate, and may be adjusted. This checks the segment drivers.

## DISPLAY DIGIT TEST



Notice all segments of each digit are lit in turn to verify that each digit operates independently.
The sample rate pot will change the rate, and may be adjusted.

KEYBOARD TEST
$\begin{array}{llll} & \text { TEST } & & \\ \text { PRESS: } & \square & 0 & 5\end{array}$

Notice display is 05 . Press any key and display will indicate a two digit number showing the position of that key within the matrix thus checking keyboard operations. See table 6-10 for coordinates.

TO EXIT TESTS

PRESS: $\square_{\text {DISPLAY }}^{\text {CLEAR }}$ to exit a test and return to normal operation.

To exit tests 1 through 4, 6 and 7 you can press any function key. This will exit the test and enter the function selected.

Tests 6 through 10 are used for calibration and troubleshooting. See section 6 and 7.

## SET-UP FOR BASIC FREQUENCY MEASUREMENT

BAND
Choose the input band by pressing $\square$ and a number key corresponding to the band. Choose resolution RESOL
by pressing $\square$ and a number key corresponding to required resolution. The signal coupled to the selected input Band Connector will be automatically displayed to the resolution chosen.

NOTE: When pressing the RESOL key the display will go blank for approximately $1 / 4$ second.

## FREQUENCY OFFSETS

Frequency OFFSETS can be added or subtracted from the measured value. These OFFSETS can be entered via the front panel keyboard to 1 Hz resolution:
PRESS:
PRESS:
PRESS:
PRESS:
PRESS:
PRESS:
PRESS:

## DISPLAY ERROR MESSAGES

When an error occurs the error number will be displayed. The probable cause of each error is listed below.

## OPERATOR ERRORS

The following error messages indicate an operator error.
01 Illegal Key Sequence.
02 A resolution number was not entered.
03 A band number was not entered; or the number entered was too large.
04 No power reading in current band.
05 Frequency limit high $>18.5 \mathrm{GHz}, 27 \mathrm{GHz}$ ( 548 A ).
06 (Freq Limit HI) - (Freq Limit Lo) $<$ Min. ( 100 MHz ) difference.
07 Frequency Limit Low $<.95 \mathrm{GHz}$ (545A/548A).
08
09 Illegal test mode key sequence.
10 Illegal DAC key sequence.
11 Illegal Multiplier key sequence.
12
13 Option not installed.
COUNTER ERRORS
The following error messages indicate a malfunction within the counter.

| 31 | Check sum error | Section 3 PROM | D0000-DFFF | A105, U13 |
| :--- | :--- | :--- | :--- | :--- |
| 32 | Check sum error | Section 2 PROM | E000- EFFF | A105, U17 |
| 33 | Check sum error | Section 1 PROM | E000-FFFF | A105, U15 |
| 34 | Check sum error | Power Meter PROM | $4000-47 F F$ | A107, U20 |
| 35 | Check sum error | Band 4 PROM | C000-C7FF | A105, U14 |
| 36 | Check sum error | GPIB or BCD/Remote PROM | C800-CFFF | A105, U16 |

# Section 4 <br> Theory of Operation 

## GENERAL

The 545A and 548A counters automatically measure and display the frequency of an input signal within the range of 10 Hz to 18 GHz for the 545 A , and 10 Hz to 26.5 GHz for the 548 A . In both models the frequency is divided into three bands.

BAND 1 operates from 10 Hz to 100 MHz . An impedance converter provides an input impedance of 1 M ohm, shunted by 20 pF .

BAND 2 operates from 10 MHz to 1 GHz , using a hetrodyne down converter which converts the input signal into an output signal with a range of 10 MHz to 190 MHz .

BAND 3 operates in the microwave range of 1 to 18 GHz (or 26.5 GHz ) and uses a YIG tuned hetrodyne converter to translate the input frequency downward to an intermediate frequency (IF) of 125 MHz .


Figure 4-1. Counter Block Diagram, Simplified

## BASIC COUNTER

Overall operation is controlled by the Microprocessor Assembly A105. This assembly contains an eight bit microprocessor, its control logic, and the system memory. It communicates with all other assemblies in the instrument by means of a triple bus system: the data, address, and control bus. On each assembly there is a Peripheral Interface Adaptor (PIA) which provides the interface between the bus system and the instrument hardware.

Frequency measurements are performed by comparing an unknown signal to a reference frequency, namely the time base. A 10 MHz crystal oscillator is used as the internal reference and is a part of the Gate Generator Assembly A107. For increased accuracy and stability, ovenized oscillator options are available, or the user may select an external 10 MHz reference.

A frequency measurement is made by generating a time interval (Gate Time) consisting of a number of cycles of the reference. This Gate Time is then used as an interval during which the input signal is counted by the Count Chain Assembly A106.

Initially, the microprocessor selects one of several available inputs to the Count Chain Assembly and the appropriate Gate Time based on user input information; band selection, resolution, etc. The microprocessor then initiates the measurement cycle by resetting the Count Chain to zero and allowing a gate to be generated. During the gate interval, the Count Chain accumulates the number of cycles of the input signal. At the end of the gate time, the microprocessor reads the stored information in the Count Chain and performs any required calculations necessary to convert the measurement into a direct reading of the unknown frequency. The front panel display is then updated with the new measurement results. Figure 4-1 shows a simplified block diagram of the counter.

## BAND 2 CONVERTER

An input signal is applied to the mixer along with an appropriate local oscillator (L.O.) to generate an IF frequency in the range of 10 MHz to 190 MHz . This signal is filtered and amplified to a level suitable for direct measurement by the Count Chain.

The L.O. frequency is generated by the Voltage Controlled Oscillator (VCO) of the Band 3 Converter. This frequency is phase locked to the counter's time base and controlled by the microprocessor. A VCO multiplier serves to either pass along the signal directly or double it. It can also turn off the signal and pass only a DC bias to the mixer.

Two detectors provide outputs proportional to the amplitudes of both the applied RF signal and the resulting IF signal. These outputs are compared in the Signal Comparator, which provides a digital output when the IF amplitude exceeds the RF amplitude.


Figure 4.2 Band 2 Converter Block Diagram, Simplified

The output frequency of the system is the difference between the input signal and the L.O. applied to the mixer. Since the L.O. frequency is a harmonic ( $N$ ) of the VCO frequency, the unknown input frequency can be expressed as $F_{I N}=N F_{V C O} \pm F_{I F}$. There are three primary functions of the software operating the converter:

- To select the appropriate harmonic number $N$.
- To select an appropriate VCO frequency.
- To determine whether the IF frequency is added to, or subtracted from the L.O. frequency.

These functions are accomplished by selecting $N$ and $F V C O$ and looking for an IF signal of the appropriate amplitude and frequency. Overall system gain is such that whenever the correct L.O. frequency is applied, the IF power will exceed the RF power. This is the primary information used in determining the correct VCO frequency and harmonic number. Once an IF is obtained, the harmonic number is verified and the $+/$ - sign in the equation is determined by shifting the VCO frequency and observing the magnitude and direction of the resulting IF shift. Converter operation is diagrammed in figure 4-3.


Figure 4-3. Band 2 Converter Operation

The L.O. frequencies being used, except the range of direct counting ( $<190 \mathrm{MHz}$ ), have been selected so only IF frequencies from 25 MHz to 185 MHz are required. Since the counter can count signals less than 10 MHz , the restricted operating range provides margin for frequency modulation on the input signal, and for incrementing the VCO frequency.

Figure 4-4 shows the operating ranges for the various harmonics and VCO frequencies used.

| Input <br> Frequency <br> Range <br> $\mathrm{F}_{\mathrm{IN}}(\mathrm{MHz})$ | $\begin{gathered} \text { VCO } \\ \text { Frequency } \\ \text { FVCO }(\mathrm{MHz}) \end{gathered}$ | Harmonic Number N | IF <br> Frequency Range FIF(MHz) |
| :---: | :---: | :---: | :---: |
| 10-190 | - | 0 | $10 \cdot 190$ |
| 185-345 | 370 | 1 | .185-25 |
| 345-400 | 425 | 1 | 80-25 |
| 400-560 | 375 | 1 | 25-185 |
| 560-610 | 425 | 1 | 135-185 |
| 610-725 | 375 | 2 | 140-25 |
| 725-825 | 425 | 2 | 125-25 |
| 825-935 | 375 | 2 | 75-185 |
| 935-1035 | 425 | 2 | 85-185 |
| 1035-1164.8 | 489.9 | 2 | 55.2-185 |

Figure 4-4. Band 2 Operating Ranges


Figure 4-5 Band 3 Converter, Simplified.

## BAND 3 CONVERTER

Measurement of a signal in Band 3 is accomplished by down converting from the microwave range to approximately 125 MHz . This is accomplished by mixing the input signal with a known reference frequency which is found by selecting a VCO harmonic in the range of 400 to 500 MHz . The VCO frequency can be selected in 50 kHz increments by using a microprocessor controlled phase lock system, while retaining the accuracy and stability of the counter's time base reference.

A simplified diagram of the Band 3 converter is shown in figure 4-5. There are two major assemblies. The Converter Control assembly (A108) and the Converter Assembly (A203).

## CONVERTER CONTROL A108

The Converter Control assembly contains the interface between the microprocessor bus system and the Converter (A203). A digital-to-analog converter and a precision current (YIG) driver provide a 2 MHz frequency resolution for setting the YIG filter of A202.

A108 also contains the programmable VCO phase lock control system. This system lets the microprocessor interface select any VCO frequency between 400 and 500 MHz , in increments of 50 kHz .

## CONVERTER A 203

The Converter assembly consists of three subassemblies.

- A201A, Voltage Controlled Oscillator (VCO) Assembly
- A201B, IF Amplifier Assembly
- A202, Microwave Assembly (yig)

The A202 Microwave Assembly contains the YIG filter, mixer and comb generator.
The input signal ( $1 \mathrm{GHz} \cdot 18 \mathrm{GHz} / 26.5 \mathrm{GHz}$ ) passes through a YIG filter on A202. The filter is an electronically tunable bandpass filter, with an operating frequency proportional to its tuning current. This filter determines the approximate frequency of the input signal, and filters out any undesired signals, making it possible to count a signal at one frequency even if a larger signal is present at another frequency.

When tuning the YIG filter to the input signal, the mixer is used as an RF detector, and its output is amplified in the video amplifier on the IF assembly.

The output of the Video amplifier is maximum when the YIG filter is tuned to the input signal. In the case of multiple input signals, the video amplifier output determines which signal is largest.


Figure 4-6. Band 3 Operation, Simplified.

On units equipped with the Power Measurement Option (02), accurate frequency correction factors are stored in the counter's memory. This allows absolute power calibration of the video amplifier output.

Once the YIG filter is tuned to the input signal, the appropriate harmonic number ( N ) and VCO frequency ( $F \vee C O$ ) are selected to produce an IF frequency ( $F I F$ ) at approximately 125 MHz . An approximation of the input signal is found by using:

$$
\mathrm{F}_{\mathrm{IN}}=\mathrm{N} F \vee \mathrm{CO} \pm \mathrm{F} \mathrm{IF}
$$

The IF frequency produced in the mixer is amplified by the high gain IF amplifier and sent to the count chain (A106). The IF threshold detector (A201B) insures sufficient IF amplitude for count accuracy.

## OPERATION

First the YIG filter is stepped, (in 64 MHz steps), from its low to high limits. During this search the RF detected output is fed, through a microprocessor controlled step attenuator to a threshold detector. After each step the threshold detector is checked. If triggered, the search mode is halted until the amplitude of the signal is determined. This is done by stepping the filter back and forth through the signal and stepping the attenuator until the signal is attenuated below the threshold. The counter then returns to the search mode to look for any larger signals. After searching the entire frequency range, it returns to the largest signal and begins to center the YIG filter precisely on the input frequency. See Figure $4-6$ for a simplified diagram of Band 3 operation. For more detailed descriptions of Band 3 operation see Figures 4-7 through Figure 4-11.

The centering process consists of slowly stepping the YIG filter down (in 2 MHz increments) until a level of $3-6 \mathrm{~dB}$ below the peak is reached. This frequency is stored and the process is repeated from the other side by stepping the filter up in 2 MHz steps. The average of the two frequencies obtained is the center of the passband. This is the frequency which is used to determine the N and $\mathrm{F}_{\mathrm{VCO}}$

After centering, N is determined from $\mathrm{N}=$ FYIG-125 and then rounded up to the next highest integer. 500
From this, FVCO is calculated using FVCO $=\frac{\text { FYIG }-125 \text {. Should this yield FVCO }}{N}<400 \mathrm{MHz}$, then FVCO is recalculated using FVCO $=\frac{\text { FYIG }^{+125}}{\mathbf{N}}$

Since FYIG is only approximately equal to FIN, the IF frequency will not be exactly 125 MHz . Therefore, the next step in operation is a VCO frequency adjustment to shift FIF into the middle of the IF passband.

VCO frequency correction is achieved by counting FIF and changing FVCO by $\pm$ FIF - 125. If the error is large enough to be outside the IF passband (IF threshold is not triggered) then a series of steps (shifting the IF in $\pm 20 \mathrm{MHz}$ increments) are taken until the signal falls within the passband.

Once the VCO corrections have been made, the converter has acquired the signal and the counter is ready to count and display the input frequency.

After each measurement, the frequency of the IF is examined. If the input frequency has shifted more than 10 MHz , new frequencies for the YIG and VCO are calculated to restore the IF to 125 MHz . This method provides rapid tracking of a signal being tuned.


Figure 4-7. Band 3 Search For Signal


Figure 4.8. Determine Largest Signal


Figure 4-9. YIG Centering


Figure 4-10. Calculate $N$ and VCO Frequency


Figure 4-11. Band 3 Signal Tracking

## Section 5 Maintenance and Service

This section contains instructions and information to maintain your counter.

## FUSE REPLACEMENT

The counter uses one fuse. It is located on the rear panel next to the voltage select switch.

- For $100 / 120 \mathrm{VAC}$ operation use a 1.0 A slow-blow MDL type fuse.
- For $220 / 240$ VAC operation use a 0.50 A slow-blow FST type fuse.

The voltage select switch should be set to the proper line voltage. To change line voltage:

1. Be sure the counter is disconnected from the power line.
2. With a flat edged screwdriver, rotate the voltage select switch until the arrow points to the desired line voltage.
3. Change to a fuse with the value specified for the line voltage selected.

NOTE:
Always be sure that the fuse is the type and value specified for, and that the voltage select switch is set to correspond to the AC power input voltage, or the counter may be damaged.

## AIR CIRCULATION

Air circulates through the vents in the rear panel of the counter. These vents must not be obstructed or the temperature inside the counter may increase enough to reduce the counter stability and shorten the component life.

## PERIODIC MAINTENANCE

No periodic preventive maintenance is required. To maintain accuracy, it is recommended that the counter be recalibrated every six months.

## CAUTION

Do not attempt repair or disassembly of the Microwave Converter or Time Base Oscillator Assemblies. Contact EIP or your sales representative.

If the following assemblies are repaired or replaced the counter may require recalibration for proper operation.

- Power Supply, A101
- Gate Generator, A107
- Converter Control, A108
- Microwave Converter, A203

Care should be taken when removing any assemblies to prevent damage to components or cables.

## FACTORY

If the counter is being returned to EIP for service or repair, be sure to include the following information with the shipment.

- Name and address of owner.
- Model and complete serial number of counter.
- A COMPLETE description of problem (Under what conditions did problem occur? What was the signal level? What equipment was attached or connected to the counter? Did that equipment experience failure symptons?)
- Name and telephone number of someone familiar with the problem that may be contacted by EIP for any further information, if necessary.
- Shipping address to which the counter is to be returned. Include any special shipping instructions.
- Pack the counter for shipping (Refer to Section 2).

FIELD

EIP has an assembly exchange program. All plug in assemblies, modules, and the front panel assembly may be exchanged.

After identifying the faulty assembly, call EIP with the assembly number and shipping information. A replacement will be shipped within 24 hours. After the replacement assembly has been received, return the faulty assembly to EIP for credit.

## Section 6 Troubleshooting

This section defines troubleshooting aids that are incorporated in the 545A/548A counter. They are:

- Signature analysis
- Self diagnostics
- Keyboard controlled circuit tests

The procedures and tables are provided for troubleshooting to a functional circuit level.

## SIGNATURE ANALYSIS

Signature analysis is a technique used to troubleshoot complex logic circuitry. It uses data compression to reduce any data pattern to a 4 character alpha-numeric word.

The start and stop inputs define the measurement window. Each time a transition within the measurement window occurs on the clock input, the probe is sampled, and the logic level is shifted into the analyzer. This information is used to generate a signature unique to that data string. That signature can then be compared to a reference signature, taken from a known good product, to determine if the data string is correct. The counter implements signature analysis in either a free running or program controlled manner.

## FREE RUNNING

This mode of signature analysis is essential for troubleshooting problems that could prevent the program from running. A CLRB instruction can be forced by breaking the data bus at A105 JMP1 and grounding A105 TP5, effectively "free running" the microprocessor. "Free running" means forcing a simple instruction (such as NOP or CLRB) on the data bus, which the microprocessor sees at every address location. This causes the microprocessor to continually cycle through its entire address range, accessing everything on the address bus as it does. By strategically placing the start and stop connections the entire bus system can be probed for bad signatures.

|  | START | STOP | CLOCK |
| :--- | :---: | :---: | :---: |
| CONNECTIONS | A105 TP2 | A105 TP2 | A105 TP8 |
| BUTTONS | IN | IN | IN |


| LINE | SIGNATURE | LINE | SIGNATURE |
| :---: | :---: | :---: | :---: |
| A0 (P1 Pin 54) | UUUU | U8 Pin 8 | 9UPO |
| A1 (P1 Pin 54) | FFFF | 12 | 755P |
| A2 ( P 1 Pin 52 ) | 8484 | U11 Pin 2 | 9UP1 |
| A3 (P1 Pin 51) | P763 | 4 | 4FCA |
| A4 (P1 Pin 50) | 1U5P | 6 | 37C5 |
| A5 (P1 Pin 49) | 0356 | 8 | 7791 |
| A6 (P1 Pin 48) | U759 | 11 | 6321 |
| A7 (P1 Pin 47) | 6F9A | 13 | 6 U 28 |
| A8 (P1 Pin 46) | 7791 | 15 | 4868 |
| A9 (P1 Pin 45) | 6321 | 17 | 00001 |
| A10 (P1 Pin 44) | $37 \mathrm{C5}$ | $\cup 12$ Pin 2 | U759 |
| A11 (P1 Pin 43) | 6 U 28 | 4 | 1U5P |
| A12 (P1 Pin 42) | 4FCA | 6 | 8484 |
| A13 (P1 Pin 41) | 4868 | 8 | UUUU |
| A14 (P1 Pin 40) | 9UP1 | 11 | FFFF |
| A15 (P1 Pin 39) | 00001 | 13 | P763 |
| U1 Pin 5 | 0003 | 15 | 0356 |
| U2 Pin 9 | 75HA | 17 | 6F9A |
| U4 Pin 2 | 6U2C | U18 Pin 4 | 6H4C |
| 8 | 9UP3 | 5 | 0994 |
| 10 | 9UP2 | 6 | U3H7 |
| 12 | 0002 | 7 | P257 |
| U5 Pin 6 | 755F | 9 | 854F |
| 8 | PACU | 10 | H602 |
| 12 | 0003 | $11$ | 25P6 |
|  |  | 12 | 9F14 |
| +5V 0003, phase 20003 * |  |  |  |
| * Due to the synchronous qualities of the signature analyzer, phase 2 will read the same as +5 V but the logic probe will be flashing. Likewise, anything gated with phase 2 may have the same signature as the ungated signal. |  |  |  |

Figure 6-1. Microprocessor Free Running Signatures

|  | START | STOP | CLOCK |
| :---: | :---: | :---: | :---: |
| CONNECTIONS | A105 TP14 | A105 TP15 | A105 TP8 |
| BUTTONS | IN $\downarrow$ | OUT $\uparrow$ | IN $\downarrow$ |


| NODE | SIGNATURE | NODE | SIGNATURE |
| :---: | :---: | :---: | :---: |
| A105 JMP1 Pin 9 | 8HU1 | A105 JMP1 Pin 13 | C38U |
| A105 JMP1 Pin 10 | 7068 | A105 JMP1 Pin 14 | CU8P |
| A105 JMP1 Pin 11 | F439 | A105 JMP1 Pin 15 | 7096 |
| A105 JMP1 Pin 12 | U774 | A105 JMP1 Pin 16 | 3H73 |
| $+5 V$ | 1817 |  |  |

Figure 6-2. Signatures, Basic PROM Set

## PROGRAM CONTROLLED

If the counter is working sufficiently to access the test functions, program controlled signature analysis can be used. In program controlled signature analysis the start and stop (and therefore the signature) are controlled by software. This allows the signature analyzer to be used, in many cases, to troubleshoot the hardware outside the bus system.

## SELF DIAGNOSTICS

At turn on the counter performes several internal diagnostic checks, checking the RAM, PROM, and the associated decoding circuitry. The display shows dashes during these checks. If the counter passes the tests it then enters the normal operating mode. If it fails RAM check the display will show all Es and a unique signature will be generated. If the counter fails any of the PROM checks an error message will be displayed, and a signature will be generated. Please refer to figure 6-3.

The counter generates PROM error signatures only during the power up diagnostics check. It is necessary to turn the power off, and then on again, while the signature analyzer is connected, to get a signature.

|  | START | STOP | CLOCK | PROBE |
| :--- | :---: | :---: | :---: | :---: |
| CONNECTION | A106 TP5 | A106 TP5 | A105 TP8 | A105 TP6 (+5V) |
| BUTTONS | OUT $\uparrow$ | IN $\downarrow$ | IN $\downarrow$ |  |


| PROBLEM | ERROR | SIGNATURE |
| :---: | :---: | :---: |
| Ram Bad |  |  |
| A105 U13 (Basic Program) Bad | All E's | O07U |
| A105 U17 (Basic Program) Bad | 31 | 1UFP |
| A105 U15 (Basic Program) Bad | 32 | U399 |
| A107 U2 (Power Meter) Bad | 33 |  |
| A105 U14 (Band 4) Bad | 34 | $9 F A 8$ |
| A105 U17 (GPIB or BCD/RMT) Bad | 35 | 2A2C |
|  | 36 | 8AFH |

Figure 6-3. Self Diagnostic Error Indications

## KEYBOARD CONTROLLED CIRCUIT TESTS

There are 11 keyboard controlled circuit tests ( 01 thru 11). All tests are accessed by pressing and then the two digit test number. Tests which do not require keyboard inputs to function (tests 01, 02, $03,04,06,07,11$ ) can be exited by pressing any key. The counter will exit the test and enter the functions selected. Tests which use the keyboard in their operation (tests $05,08,09,10$ ) can be exited by pressing any key not used by the test. All tests can be exited by pressing CLEAR . The counter will return to normal operation. Some tests require hexidecimal coded keyboard inputs (tests 08, 09, 10). For those tests the keyboard is defined in figure 6-4.


| KEY | HEX EQUIV. | KEY | HEX EQUIV. |
| :---: | :---: | :--- | :--- |
| 0 | 0 |  |  |
| 1 | 1 | 9 | AHz |
| 2 | 2 | GHz | B |
| 3 | 3 | CLR DATA | C |
| 4 | 4 |  | D |
| 5 | 5 | $\bullet$ | E |
| 6 | 6 | $+/-$ | F |
| 7 | 7 | RESET | EXITS TEST |
| 8 | 8 |  |  |

Figure 6-4. Keyboard Configuration For Tests Requiring Hexidecimal Inputs.

|  | START | STOP | CLOCK | PROBE |
| :--- | :---: | :---: | :---: | :---: |
| CONNECTION | OUT $\uparrow$ | IN $\downarrow$ | IN $\downarrow$ |  |
| BUTTONS | A106 TP5 | A106 TP5 | A105 TP8 | A105 TP6 (+5V) |


| BUTTON | COORDINATES | SIGNATURE |
| :--- | :--- | :--- |
| Reset | 47 | U68C |
| Power ON/OFF | 46 | U7HA |
| Power Offset | 36 | 2OP6 |
| dB | 16 | U2F9 |
| DAC | 26 | $811 P$ |
| 7 | 41 | A19C |
| 8 | 42 | $66 P U$ |
| 9 | 43 | CCH7 |
| MHz | 44 | U5PU |
| 4 | 31 | PUPH |
| 5 | 32 | UC70 |
| 6 | 33 | HF3A |
| GHz | 34 | OPA2 |
| 1 | 21 | APH1 |
| 2 | 22 | C45H |
| 3 | 23 | 1766 |
| CLR DATA | 24 | H9C8 |
| +/- | 11 | $375 U$ |
| 0 | 12 | H7PC |
| $\bullet$ | 13 | UAHH |
| CLR DISPLAY | EXIT TEST | C75U |
|  |  |  |

Figure 6-5. Keyboard Test Coordinates and Signatures.

## TESTS

01200 MHz Self Test This test sets the VCO to 400 MHz , divides it by two, and counts the 200 MHz output from the divider. It checks the count chain, VCO and VCO phase lock circuitry, and the gate generator.

02 8's Test This will light all LED's, annunicators, and decimal points. It checks that everything on the display is lit, the intensity of the display, and the alignment of the LED's and annunciators.

03 Display Segment Test This lights one segment of each digit, and one annunciator at a time, cycling through all segments. The cycle rate can be adjusted with the sample rate pot. It verifies that each segment of the display, segment drivers and display multiplexer, operate properly and independ ently.

04 Display Digit Test This lights one entire digit, and its decimal point, at a time. It cycles through all digits and annunciators. The cycle rate is determined by the sample rate pot. It checks each digit and digit driver independently, and verifies operation of the display multiplexer.

05 Keyboard Test This will display the coordinates of each key as it is pressed. It also generates a unique signature for each key, so the keyboard can be checked without the display. Test 05 may be entered by keyboard or by momentarily tying A108 TP1 to A105 TP8 (or to A108, U5, pin 25). This makes it possible to enter the keyboard test for troubleshooting even if the keyboard is not operating well enough to enter the test in a normal manner. Test 05 checks the keyboard, keyboard interrupt, and keyboard decode circuitry. The coordinates and signatures for each key are shown in figure 6-5.

06 Converter Ramp Test Test 06 continuously ramps the Band 3 Converter DAC from 0 to 27 GHz , in 2 MHz (LSB) steps. It also generates a signature for each of the inputs to the DAC. (See figure $6-6)$. It can be used to test the yig DAC, yig drivers, yig, and Band 3 RF level circuits.

|  | START | STOP | CLOCK | PROBE |
| ---: | :---: | :---: | :---: | :---: |
| CONNECTIONS | A106 TP5 | A106 TP5 | A105 TP8 | A105 TP6 (+5V) |
| BUTTONS | OUT $\uparrow$ | IN $\downarrow$ | IN $\downarrow$ |  |


| NODE | SIGNATURE | NODE | SIGNATURE |
| :--- | :--- | :--- | :--- |
| A108 U5 Pin 2 | 2694 | 8792 | A108 U5 Pin 9 |
| A108 U5 Pin 3 | 5287 | A108 U5 Pin 10 | A3H5 |
| A108 U5 Pin 4 | P082 | A108 U5 Pin 11 | 28PU |
| A108 U5 Pin 5 | A108 U5 Pin 12 | 7180 |  |
| A108 U5 Pin 6 | A108 U5 Pin 13 | U577 |  |
| A108 U5 Pin 7 | AHU2 | A108 U5 Pin 14 | F979 |
| A108 U5 Pin 8 | UPFO |  |  |
| $+5 V$ | 8142 | A108 U5 Pin 15 | 7823 |
|  |  |  |  |

Figure 6-6. Converter Ramp Test Signatures

07 VCO Test This test cycles the VCO frequency from 400 to 500 MHz , in increments of 500 kHz . The cycle rate can be adjusted by the sample rate pot. 07 tests the VCO and the phase lock circuitry.

08 Power Meter Offset Test This makes it possible to set the power meter zero DAC to any setting. The setting is entered as a four digit hexidecimal number (figure 6-6). The first two digits are used to program the course offset DAC, and the last two digits program the fine offset DAC. Test 08 enables the power meter zero DAC to be tested, and can provide a DC tevel signal to aid in testing the power meter circuit.

09 Power Meter Gain Test This makes it possible to set the power meter sensing circuit to any number. The number is entered as a five digit hexidecimal number (figure 6-6) in the following format.

1st digit $\quad$ A107 U10 bits 4-7
2nd digit
A107 U10 bits 0-3
3rd digit
A107 U12 bits 4-7 (Power Meter Option only)
4th digit A107 U12 bits 0-3 (Power Meter Option only)
5th digit bit $0 \quad$ Sets Amp marked " 15 dB Gain" to high gain
5th digit bit 1 Sets Amp marked " 30 dB Gain" to high gain
Digit 5 is a 2 bit number, so any number entered for digit 5 will be justified to a number from 0-3. Test 09 checks the RF level and power meter circuits.

10 Information Read/Alter Routine Test 10 can read any microprocessor address and, if that address is RAM or I/O, change its contents. The desired address is entered as a 4 digit hexidecimal number (see figure 6-6). When the 4th digit is entered the counter will display the contents of the desired address. The contents are then changed by entering a two digit hexidecimal number.

## NOTE

Test 10 can change any temporary storage in the counter, including locations that are essential to the operation of the counter. Changing the wrong location will not damage the counter permanently, but it can cause improper operation. To return the counter to proper operation turn the counter off then back on.

11 Test 11 for the DAC option 01 is described in Section 10.

## SIGNIFICANT ADDRESSES, I/O PORTS

If an I/O bit is configured as an output, the number read by test 10 will be the same number that is programmed. If an I/O bit is configured as an input, the number read by test 10 will be the input signal level on the I/O line. Therefore, if an I/O port is programmed, and then read, the number displayed may not correspond to the number programmed because some bits of the I/O port may be configured as inputs.

| DESCRIPTION | $\begin{aligned} & \text { ADDR } \\ & \text { PA PC } \end{aligned}$ |  | ADDRESS OF PB PORTS |
| :---: | :---: | :---: | :---: |
| PIA on Count Chain (A106) | ACOO |  | AC02 |
| PIA on Gate Generator (A107) | 9900 |  | 9902 |
| Frequency Control PIA on Converter Control A108 | 9840 |  | 9842 |
| Programmable Counter PIA on Converter Control (A108) | 9820 |  | 9822 |
| PIA on Band 2 Converter (A109) | 9880 |  | 9882 |
| PIA on Front Panel Logic (A111) | 9808 |  | 980A |
| PIA on BCD/Remote (A102) | 9 A 00 |  | $9 \mathrm{AO2}$ |
| PIA on DAC Board (A103) | A820 |  | A822 |
| DESCRIPTION |  | ADDRESS |  |
| GPIB Address Switch |  | $9 \mathrm{CO4}$ |  |

Figure 6-7. I/O Addresses.

Two important I/O port locations are the yig frequency control (address 9840, 9842) and the FCO frequency control (address 9820, 9822).

To convert from the desired yig frequency to the PIA program number:

1. Round the desired frequency to a multiple of 2 MHz (The yig DAC resolution is 2 MHz ).
2. Divide the desired frequency in MHz by $2(\mathrm{~F} / 2)$.
3. Convert $\mathrm{F} / 2$ from decimal to hexidecimal.
4. The two most significant digits are programmed to address 9842 , and the two least significant digits are programmed to address 9840 .

To convert from the desired VCO frequency to the PIA program number:
EXAMPLE (420. 75 MHz )

1. Round the desired frequency to a multiple of 50 kHz (The resolution of the VCO frequency is 50 kHz ).
2. Multiply the desired frequency (in MHz) by 5. . . . . . . . . . . . . . . . . . . . . . . 420. $75 \times 5=2103.75$
3. If the result contains no fractional part, go to step 8.
4. Multiply only the fractional part by 16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 X $16=12$
5. Add the result to the most significant digit from step $2 . \ldots \ldots . . .$. MSD of $2103.75=2-2+12=14$
6. Convert the result to hexidecimal
$1410=E_{16}$
7. Replace the MSD from step 2 with the result from step 6 and drop the fractional part. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $2103.75 \rightarrow$ E103
8. The two most significant digits are programmed to address 9822, and the two least significant digits are programmed to address 9820 .

## SIGNIFICANT ADDRESSES, RAM

All storage in RAM are in the following formats.

| REGISTER FORMAT, FREQUENCY STORAGE |  |  | REGISTER FORMAT, POWER STORAGE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS | SIGN 100 | , $\mathrm{FF}=-$ ) | ADDRESS | SIGN 100 | $\mathrm{FF}=-1$ |
| ADDRESS + 1 | 100 GHz | 10 GHz | ADDRESS + 1 | NOT | USED |
| ADDRESS + 2 | 1 GHz | 100 MHz | ADDRESS + 2 | NOT | USED |
| ADDRESS + 3 | 10 MHz | 1 MHz | ADDRESS + 3 | NOT | USED |
| ADDRESS + 4 | 100 KHz | 10 KHz | ADDRESS + 4 | NOT | USED |
| ADDRESS + 5 | 1 KHz | 100 Hz | ADDRESS + 5 | 100 dB | 10 dB |
| ADDRESS + 6 | 10 Hz | 1 Hz | ADDRESS + 6 | 1 dB | . 1 dB |


| REGISTER | ADDRESS |
| :--- | :---: |
| L.O. frequency | 01 A8 |
| I.F. frequency | 023 F |
| Frequency output to display | 0188 |
| Frequency limit low | 025 B |
| Frequency limit high | 0254 |
| Frequency offset | 0246 |

Figure 6-8. Frequency Storage Registers

| REGISTER | ADDRESS |
| :--- | :---: |
| Power output to display | 01 BF |
| Power offset | 024 D |

Figure 6-9. Power Storage Registers

## TROUBLESHOOTING TREES

Troubleshooting trees are intended only as a guide, and do not describe every possible failure situation. Turn power off before removing or installing any P.C. boards or connectors. If the following assemblies are repaired or replaced, recalibration of the counter will be necessary.

- A101 Power Supply
- A107 Gate Generator
- A108 Converter Control
- A203 Converter Assembly


## CAUTION

Do not attempt to repair or disassemble the A203 hybrid assembly.

TEST EQUIPMENT REQUIRED

| MANUFACTURER | MODEL | DESCRIPTION | CRITICAL PARAMETERS |
| :--- | :---: | :--- | :--- |
| Tektronix | 475 | Oscilloscope | 100 MHz min. Bandwidth |
| Fluke | 8050 A | D.V.M. | $4 \frac{1}{2}$ digit resolution |
| H.P. | $182 \mathrm{C}, 8559 \mathrm{~A}$ | Spectrum Analyzer | 125 MHz |
| H.P. | 5004 A | Signature Analyzer |  |
| H.P. | 651 B | Signal Generator | $10 \mathrm{~Hz}-10 \mathrm{MHz}$ |
| Wavetek | 2002 | Sweeper | $10 \mathrm{MHz}-2 \mathrm{GHz}$ |
| Wiltron | $610 \mathrm{D}, 6237 \mathrm{D}$ | Microwave Sweeper | $2 \mathrm{GHz}-18 \mathrm{GHz}$ |
| H.P. | $8690 \mathrm{~A}, 8696 \mathrm{~A}$ | Microwave Sweeper | $18 \mathrm{GHz}-26.5 \mathrm{GHz}$ |
|  |  |  |  |

Figure 6-10. Troubleshooting Test Equipment (Or Equivalent).
To use the troubleshooting trees:

1. Refer to the main troubleshooting tree.
2. Step through the main troubleshooting tree, performing all necessary checks, until the failure mode is noted.
3. Refer to the appropriate troubleshooting tree for that failure mode.


Figure 6-11. Main Troubleshooting Tree


Figure 6-12. Program Inoperative


Figure 6-13. Keyboard


Figure 6-14. Band 1


Figure 6-15. 200 MHz Test


Figure 6-16. Band 2


Figure 6-17. Band 3


Figure 6-17. Band 3, continued


Figure 6-17. Band 3, continued


Figure 6-18. Power Meter and Power Meter Zero DAC


Figure 6-18. Power Meter and Power Meter Zero DAC, continued

## Section 7 Adjustments and Calibrations

## GENERAL

To correctly adjust the 545A or 548A counter use the following procedures. Adjustments should only be made if the counter does not operate as specified, or following the replacement of components. If the adjustments do not result in the performance specified then refer to the troubleshooting section of this manual. The test equipment required is:

| MANUFACTURER | MODEL | DESCRIPTION | CRITICAL PARAMETERS |
| :--- | :--- | :--- | :--- |
| Tektronix | 475 | Oscilloscope | General Purpose |
| Fluke | 8050 A | D.V.M. | $41 / 2$ digit resolution |
| H.P. | $182 \mathrm{C}, 8559 \mathrm{~A}$ | Spectrum Analyzer | 125 MHz |
| Wavetek | 2002 | Sweeper | $10 \mathrm{MHz} \cdot 2 \mathrm{GHz}$ |
| Wiltron | $610 \mathrm{D}, 6237 \mathrm{D}$ | Microwave Sweeper | $2 \mathrm{GHz} \cdot 18 \mathrm{GHz}$ |
| H.P. | $8690 \mathrm{~A}, 8696 \mathrm{~A}$ | Microwave Sweeper | $18 \mathrm{GHz}-26.5 \mathrm{GHz}$ |
| EIP | 2000017 | Service Kit | See Appendix A (A-3) |

## POWER SUPPLY ADJUSTMENTS

Prior to making any adjustments to the power supply the counter should "warm up" at least 20 minutes.

Voltages are measured on the back of the Interconnect board (A100), or on the back of the Power Supply board (A101).

1. Connect the Digital Volt Meter (DVM) between ground and +12 V .
2. Adjust A 101 R 5 until the voltage measures $+12.000 \mathrm{VDC} \pm .010 \mathrm{VDC}$.
3. Connect the DVM between ground and -12 V .
4. Adjust A101 R17 until the voltage measures $-12.000 \mathrm{VDC} \pm .010 \mathrm{VDC}$.


Figure 7-1. Adjustment Locations.

## CONVERTER CALIBRATION

COARSE ADJUSTMENT

1. Press:

2. Set the microwave sweeper at $2.00 \mathrm{GHz} \pm 10 \mathrm{MHz}$, about -10 dBm .
3. Connect the sweeper output to band 3 of the counter.
4. Connect the oscilloscope to A201B-E5 (RF level).
5. Adjust A108R13 until A201B-E5 is at maximum positive voltage.
6. Set the sweeper to $15.00 \mathrm{GHz} \pm 10 \mathrm{MHz}$.


7. Adjust A108R 10 until A201B-E5 is at maximum negative voltage.
8. Set the sweeper to $2.00 \mathrm{GHz} \pm 10 \mathrm{MHz}$.
9. On the counter press: $9 \begin{array}{llllll}9 & 4 & 2 & 0 & 3\end{array}$

10. Adjust A108R13 until A201B-E5 is at maximum negative voltage.
11. On the counter press:


## FINE ADJUSTMENT

1. Set the sweeper to $1.0 \mathrm{GHz} \pm 10 \mathrm{MHz}$.
2. Connect the spectrum analyzer to A 106 J 4 (IF output).
3. The counter should be counting the incoming signal. The spectrum analyzer should be displaying the IF ( 125 MHz ).
4. On the counter press $\square$ . When the converter finds the incoming signal an IF is generated which is near 125 MHz at first, then shifts to exactly 125 MHz (see figure 7-2). If the first IF is more than 5 MHz from 125 MHz , adjust A108R14 until the first IF (at an input frequency of 1 GHz ) is $125 \mathrm{MHz} \pm 5 \mathrm{MHz}$.
5. Slowly tune the microwave sweeper from 1 to 26.5 GHz (to 18 GHz for 545 ), while pressing on the counter.
6. Every time the converter finds the incoming signal the first IF should be $125 \mathrm{MHz} \pm 20 \mathrm{MHz}$. If not, adjust A108R10 until the first IF is always $125 \mathrm{MHz} \pm 20 \mathrm{MHz}$.


CENTER FREQUENCY: 125 MHz
SCAN WIDTH: $5 \mathrm{MHz} / \mathrm{div}$

Figure 7.2. If Signal.

## TIME BASE CALIBRATION

It is important to note that the precision of the time base calibration directly affects overall counter accuracy. Reasons for recalibration, and the procedures to be used, should be thoroughly understood before attempting any readjustment.

The fractional error in the frequency indicated by the counter, is equal to the negative of the fractional frequency error of the Time Base Oscillator with respect to its true value. That is:

where $f_{s}$ is the true frequency of the measured signal, and $f_{t}$ is the true frequency of the Time Base Oscillator. Thus, the inaccuracy associated with a frequency measurement is directly related to the quality of the Time Base Oscillator, and a measure of the precision with which it was originally adjusted.

## TEMPERATURE COMPENSATED CRYSTAL OSCILLATOR (TCXO)

The standard Time Base Oscillator used in the counter is a TCXO (A116). The range of the actual measured frequencies of this oscillator will differ by no more than 2 parts in $10^{6}$ if the temperature is slowly varied from 0 to +50 degrees $C$.

With a stable input frequency, the measurement indicated by the counter will fluctuate proportionally to the TCXO drift. To center this fluctuation on the true value of the measured signal, each TCXO has imprinted on its side the frequency setting required at +25 degrees $C$.

At approximate room temperature ( +25 degrees C.), the slope of the frequency vs. temperature curve is normally no worse than $\pm 1 \times 10^{-7}$ parts per degree $C$. When the counter is used in an ordinary laboratory environment, the TCXO may be set as close to $10,000,000 \mathrm{~Hz}$ as desired. In this environment, a peak-topeak temperature variation of $5^{\circ} \mathrm{C}$. will result in a measured signal error of no more than $\pm 2.5 \times 10^{-7}$ parts. This signal error is due to the temperature characteristics of the Time Base Oscillator.

The natural aging characteristics of the crystal in the Time Base Oscillator can also cause inaccurate signal measurements. Aging refers to the long term, irreversible change in frequency (generally in the positive direction) which all quartz oscillators experience. The magnitude of this frequency fluctuation in the TCXO is less than $3 \times 10^{-7}$ parts per month as specified. This may improve to at least $1 \times 10^{-6}$ parts per year when in continuous operation.

Error due to aging adds directly to error due to temperature. The number of times the counter requires recalibration depends on the environment in which the counter operates, and upon the level of accuracy required.

For example, if the counter is subjected to the full operating temperature range one month after proper initial adjustments, the inaccuracy could vary from $+1.3 \times 10^{-6}$ parts to $-0.7 \times 10^{-6}$ parts.

## TCXO CALIBRATION PROCEDURES

## METHOD 1 (with accurate frequency counter)

1. Remove top cover of counter. Connect counter to reliable power source. Note ambient temperature.
2. Measure the frequency of the TCXO (at the rear panel 10 MHz connector) with a second counter of known calibration accuracy.
3. Adjust the TCXO by turning the calibration screw on the TCXO case until the measured frequency equals that shown on the TCXO calibration label.

METHOD 2 (with accurate frequency source)

1. Apply a 10000000 Hz signal from a frequency standard (or other oscillator of suitable accuracy and stability) to the Band 1 input of the counter.
2. Press $\quad \square \quad \square \quad$ (1 Hz resolution)
3. Adjust the TCXO until the reading on the counter is offset from 10000000 Hz by the negative of the frequency shown on the TCXO. For example, if the TCXO calibration label shows a frequency of 10000003 Hz , adjust the TCXO until the counter displays 9999997 Hz .

## DISPLAY INTENSITY

On the front panel logic assembly (A111) R4 may be adjusted to provide the most comfortable display intensity.

## Section 8 Performance Tests

## GENERAL

These tests are for the basic counter. Peformance tests for options are in section 10. These tests will enable the user to verify that the counter is operating within specifications.

## VARIABLE LINE VOLTAGE

During the performance tests the counter should be connected to the power source, through a variable voltage device, so that line voltage may be varied $\pm 10 \%$ from nominal. This will assure proper operating of the counter under various supply conditions.

## REQUIRED TEST EOUIPMENT

(or equivalent)

| MANUFACTURER | MODEL | DESCRIPTION | CRITICAL <br> PARAMETERS |
| :---: | :---: | :--- | :---: |
| H.P. | 651 B | Signal Generator | $10 \mathrm{~Hz}-10 \mathrm{MHz}$ |
| Wavetek | 2002 | Sweeper | $10 \mathrm{MHz}-2 \mathrm{GHz}$ |
| Wiltron | $610 \mathrm{D}, 6237 \mathrm{D}$ | Microwave Sweeper | $2 \mathrm{GHz}-18 \mathrm{GHz}$ |
| H.P. | $8690 \mathrm{~A}, 8696 \mathrm{~A}$ | Microwave Sweeper | $18 \mathrm{GHz}-26.5 \mathrm{GHz}$ |

## BAND 1

( $10 \mathrm{~Hz} \cdot 100 \mathrm{MHz}$ )

1. Set the counter to band 1 .
2. Connect the signal source output, through a 50 ohm shunt feedthrough resistor, to the band 1 input on the counter.
3. Set the signal level to 25 mv RMS ( -19 dBm into 50 ohms).
4. Vary the signal from 10 Hz to 100 MHz (changing signal source as required).

The counter should display the correct input frequency.

## BAND 2

( $10 \mathrm{MHz}-1 \mathrm{GHz}$ )

1. Set the counter to band 2 .
2. Connect the signal source output to the band 2 input of the counter.
3. Set the signal level to -20 dBm ( 22 mv RMS).
4. Vary the signal input from 10 MHz to 1 GHz .

The counter should display the correct input frequency.

## BAND 3

(548A: 1 GHz-26.5 GHz)
(545A: $1 \mathrm{GHz}-18 \mathrm{GHz}$ )

1. Set the counter to band 3 .
2. Connect the signal source output to the band 3 input of the counter.
3. Vary the signal frequency from 1 GHz to $18 / 26.5 \mathrm{GHz}$ (changing the signal source as required) at the following levels.

| $1 \mathrm{GHz}-12.4 \mathrm{GHz}$ | $-30 \mathrm{dBm}(7 \mathrm{mv} \mathrm{RMS})$ |
| :--- | :--- |
| $12.4 \mathrm{GHz}-18 \mathrm{GHz}$ | $-25 \mathrm{dBm}(12 \mathrm{mv}$ RMS $)$ |
| $18 \mathrm{GHz}-22 \mathrm{GHz}$ | $-20 \mathrm{dBm}(22 \mathrm{mv} \mathrm{RMS})$ |
| $22 \mathrm{GHz}-26.5 \mathrm{GHz}$ | $-15 \mathrm{dBm}(38 \mathrm{mv} \mathrm{RMS})$ |

The counter should display the correct input frequency.

## Section 9 Functional Description and Illustrated Parts Breakdown

This section contains a functional description, a parts list, an illustration and a schematic diagram for each printed circuit board used in this counter.

The parts list is broken down by types of components, listed in alphanumeric sequence. The components that have a different reference designator (REF DES), but have the same EIP part number, are described for the first such component listed. Subsequent descriptions of that component will refer to the first entry. The total number of like components used on the same assembly will be listed with the first entry in the column identified as UNITS PER ASSY.

The last two columns of the parts list wil supply the name of the manufacturer and their Federal Supply Code for manufacturers (FSCM) number. A list of manufacturers names, addresses and their Federal Supply Code for Manufacturers (FSCM) number are given in Appendix A. The FSCM number is used in the parts list as a guide to the manufacturer or supplier of a part.

Pages $9-3$ through $9-5$ contain the top assembly of the counter and other basic information. After page 9-5 you will note that the page numbers have a three digit first number followed by a dashed number. The three digit number reflects the number of the assembly being described on those pages. The dashed number is the page sequence for the description of that assembly. For example, pages 105-1 through 105-5 all relate to the A105 printed circuit board. This page numbering system facilitates simple, modular page replacement when an assembly revision makes a manual update necessary.

## REFERENCE DESIGNATORS

| A | Assembly |
| :--- | :--- |
| B | Battery or Fan |
| C | Capacitor |
| CR | Diode |
| DS | Indicator (display) |
| F | Fuse |
| J | Jack or Connector |
| K | Relay |
| L | Inductor |
| P | Plug or PCB contacts |
| Q | Transistor |
| R | Resistor |
| S | Switch |
| T | Transformer |
| TP | Test Point |
| U | Integrated Circuit |
| X | Socket or Holder |
| Q1-3 | Q1 through Q3 |
| Q1/2 | Q1 and Q2 (matched pair) |

## ABBREVIATIONS

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| CBN | Carbon |  |  |
| CER | Ceramic | MTCH PR | Matched Pair |
| CMT | Cermet | PC | Printed Circuit |
| CNTR | Counter | PCB | PC Board Assembly |
| CONV | Converter | pF | Picofarad |
| COMP | Composition | PREC | Precision |
| CONN | Connector | RSTR | Resistor |
| ELEC | Electrolytic | RT AN | Right Angle |
| FDTH | Feedthrough | S.A.T. | Value or type selected |
| FLM | Film |  | during factory test. |
| FML | Female |  | Part may not be used. |
| GP | General Purpose | SW | Switch |
| IC | Integrated Circuit | TANT | Tantalum |
| K | Kilo (x 1,000) | TRIM | Trimmer |
| LED | Lightemitting-diode | UF | Microfarad |
| M | Meg (x 1,000,000) | uH | Microhenry |
| MET OX | Metal Oxide | VAR | Variable |
| mF | Metal Film | WPRF | Waterproof |
| mH | Millihenry | WW | Wirewound |
| ML | Male | XSTR | Transistor |

545A/548A MICROWAVE COUNTER

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | TYP <br> FSCM NO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | COUNTER, MODEL 545A MODEL 548A | $\begin{aligned} & 2000022 \\ & 2000023 \end{aligned}$ |  | $\begin{aligned} & \text { EIP } \\ & \text { EIP } \end{aligned}$ |  |
| -1 | FRONT PANEL ASSY Knob | $\begin{aligned} & 2010218 \\ & 5210223 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 5000160 | 31013 |
|  | Button set, $12+9$ <br> Panel <br> Sample Rate Control Assy <br> Alignment Pin <br> Retainer Key <br> Switch, toggle, PWR | $\begin{aligned} & 5210220 \\ & 5210378 \\ & 2010134 \\ & 5210190 \\ & 5210191 \\ & 2010187 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \\ & 1 \\ & 1 \end{aligned}$ | 5230005-02 |  |
| -2 | REAR PANEL ASSY <br> Panel <br> Conn, Filter <br> Switch, toggle, SPDT, 120V, 5A | $\begin{aligned} & 2010219 \\ & 5210192 \\ & 2650005 \\ & 4510001 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 3 E F 1 \\ & 7101 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 05245 \\ & 09353 \end{aligned}$ |
|  | Fuse holder <br> Fuse, 1A, SB, 250V <br> Fuse, .50A, SB <br> Conn, BNC <br> Voltage Select Switch Assy, A151 | $\begin{aligned} & 5000172 \\ & 5000085 \\ & 5000169 \\ & 2610024 \\ & 2010159 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 031.1653 / 1666 / 1663 \\ & \text { MDL -1A } \\ & \text { FST034-3114 } \\ & \text { KC -79-35 } \end{aligned}$ | $\begin{aligned} & 71400 \\ & 71400 \\ & 91836 \end{aligned}$ |
| -3 | FAN ASSY Fan Conn, Plug, 3 pin Contact, Male Spacer | $\begin{aligned} & 2010136 \\ & 5000151 \\ & 2620110 \\ & 2620038 \\ & 5210016 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 760 / 126 \text { LF } / 182 / 1115 \\ & 03-06-2032 \\ & 02-06-2103 \end{aligned}$ | $\begin{aligned} & \text { 0000A } \\ & 0000 A \end{aligned}$ |
| -4 | FRAME KIT <br> Panel, Side, Enclosure <br> Trim, Front Post <br> Trim, Handle <br> Frame Corner Post, Front Corner Post, Rear Handle, Enclosures | $\begin{aligned} & 2010151 \\ & 5210210 \\ & 5220004 \\ & 5220025 \\ & 5210248 \\ & 5250001 \\ & 5250002 \\ & 5250011 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ |  |  |
| -5 | TRANSFORMER, ASSY, A1T1 <br> Transformer, Power <br> Conn, Plug, 9 pin <br> Conn, Housing, 6 pin <br> Contact, Male <br> Contact, Female | $\begin{aligned} & 2010155 \\ & 4900005 \\ & 2620112 \\ & 2620129 \\ & 2620038 \\ & 2620036 \end{aligned}$ | $\begin{gathered} 1 \\ 1 \\ 1 \\ \operatorname{Ref} \\ 7 \end{gathered}$ | $\begin{aligned} & 03-06-2092 \\ & 640427-6 \\ & 02-06-2103 \\ & 02-06-1103 \end{aligned}$ | 0000A <br> AMP <br> 0000A <br> 0000A |
| -6 | FRONT CARD GUIDE ASSY | 2010156 | 1 | 5210199 |  |
| -7 | REAR CARD GUIDE ASSY | 2010157 | 1 |  |  |
| -8 | TOP COVER ASSY | 2010212 | 1 |  |  |
| -9 | BOTTOM COVER | 5210209 | 1 |  |  |
| -10 | TILT BAIL | 5000055 | 1 |  |  |
| -11 | Foot, Plastic Enclosure | 5220003 | 4 |  |  |
| -12 | Line Cord Set - Domestic <br> Line Cord Set - Export | $\begin{aligned} & 5440002 \\ & 5440017 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  |  |

545A/548A MIICROWAVE COUNTER continued



PAGE LEFT BLANK INTENTIONALLY

A100 COUNTER INTERCONNECT ASSY
2020180-B

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A100 | Counter Interconnect Assy | 2020180 | 1 |  |  |
| J1 | Header, Str, 26 pin | 2620078 | 1 | 3429-2302 | 76381 |
| J2 | Header, Str, 50 pin | 2620081 | 2 | 3433-2302 | 76381 |
| J3 | J2 |  |  |  |  |
| J4 | Friction Lock, 4 pin | 2620061 | 1 | 09-65-1049 | 0000A |
| J5 | Friction Lock, 6 pin | 2620090 | 1 | 09-65-1069 | ، |
| J6 | Header, Str, 7 pin | 2620186 | 1 | 09-64-1071 | " |
| J7 | Header, Str, 10 pin | 2620187 | 1 | 09-64-1101 | " |
| J8 | Friction Lock, 4 pin | 2620068 | 1 | 640456-4 | AMP |
| XA101 | Conn, 11 position | 2620183 | 1 | 5193-442-1 | AMP |
| XA102 | Conn, 50 position | 2620103 | 1 | 5193-442-3 | ، |
| XA109 | Conn, 30 position | 2620184 | 7 | 5193-442-2 | " |
|  | Key Plug | 5000155 | 8 | 530286-2 | ، |



2020180 - B

Figure 100a. Counter Interconnect Component Locator

$\triangle \begin{aligned} & \text { XAIOX THRU XAOLO HAVE COMMON CONNECTION } \\ & \text { ONLIEE SHOWN MIBRA: }\end{aligned}$

The power Supply furnishes all basic operating voltages required by the counter. The supply consists of two basic sub-assemblies.

- PC Board (A101), containing the rectifiers, filter capacitors, and regulator circuitry.
- Chassis mounted components consisting of the power transformer (T1), primary wiring, F1 fuse; (100/120V), the 220/240V power programming switch; and the on/off power switch (S101) mounted on the front panel.

The basic voltages required by the counter are unregulated +18 V , regulated $+5 \mathrm{~V},-5: 2 \mathrm{~V},+12 \mathrm{~V}$ and -12 V .

The input $A C$ voltage is full wave rectified and filtered to produce $D C$ voltages of $\pm 9 \mathrm{~V}$ and $\pm 18 \mathrm{~V}$.

The unregulated +18 V is used directly as one supply voltage. The +18 V is regulated to a +12 V by the action of LM305, a series pass transistor (MJE3055), and foldback current limiting circuitry. The -18 V is regulated to a -12 V by LM304, a series pass transistor, and foldback current limiting circuitry.

The +9 V is regulated to +5 V by a three terminal regulator containing thermaland current shutdown circuitry. The -9 V current is also regualted to -5.2 V by a three terminal regulator that contains thermal and current shutdown circuitry.


Figure 101a. Power Supply Functional Diagram

## PAGE BLANK INTENTIONALLY

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A101 | Power Supply Assy | 2020131 | 1 | EIP | 34257 |
| C1 | Tant. 10uF. 20\%, 25V | 2300029 | 3 | TAG 20-10/25(M) | 14433 |
| C2 | Mica, $47 \mathrm{pF}, 5 \%$, 500V | 2260004 | 1 | DM10-470J | 72136 |
| C3 | C1 |  |  |  |  |
| C4 | Tant, 33 F F, 20\%, 20V | 2300023 | 1 | TAG 20-33/20-20 | 14433 |
| C5 | Cer, $.001 \mu \mathrm{~F}, 20 \%$, 20V | 2150001 | 1 | 5GA - D10 | 56289 |
| C6 | Tant, $1.0 \mu \mathrm{~F}, 20 \% 35 \mathrm{~V}$ | 2300008 | 2 | TAG 20-1.0/35-50 | 14433 |
| C7 | Elec. $14,000 \mu \mathrm{~F}, 25 \mathrm{~V}$ | 2200017 | 1 | $3110 \mathrm{HB143U} 145$ | 80031 |
| C8 | Elec, $9,500 \mu \mathrm{~F}, 15 \mathrm{~V}$ | 2200016 | 1 | 3110HA952U025 | 80031 |
| C9 | Elec, $32,000 \mu \mathrm{~F}, 15 \mathrm{~V}$ | 2200019 | 1 | 3110RB323U015 | 80031 |
| C10 | Elec, $4,900 \mu \mathrm{~F}, 15 \mathrm{~V}$ | 2200020-00 | 1 | 3050JJ4720U16B | 80031 |
| C11 | C6 |  |  |  |  |
| C12 | C1 |  |  |  |  |
| $\begin{aligned} & \text { CR1 } \\ & \text { thru } \end{aligned}$ |  |  |  |  |  |
| CR4 | Rectifier | 2704001 | 4 | IN4001 | 07263 |
| CR5 | Zener, 12V | 2720963 | 1 | IN963A | 04713 |
| CR6 | Rectifier Brdg | 2710029 | 1 | MDA970-1 | 04713 |
| CR7 | Rectifier, Brdg | 2710028 | 1 | MDA990-1 | 04713 |
| $J 1$ | Conn, 6 pin (FRCTN Lock) | 2620157 | 1 | 640445-6 | 0000A |
| 01 | NPN Power | 4710001 | 2 | MJE3055 | 04713 |
| Q2 | PNP Power | 4710002 | 2 | MJE370 | 04713 |
| 03 | Q1 |  |  |  |  |
| Q4 | 02 |  |  |  |  |
| 05 | PNP, General Purpose | 4704126 | 1 | 2N4126 | 04713 |
| R1 | Comp, 68 ohms, 5\%, 1/4 W | 4010680 | 2 | RC07GF680」 | 81349 |
| R2 | Met Ox, 36 ohms, 2\%, 1/4 W | 4130360 | 1 | C4/2\%/36 | 24546 |
| R3 | Wire Wound, . 66 ohms, 3\%, 4W | 4110012 | 2 | RS . 2 | 91637 |
| R4 | Prec, 14.7K ohms, 1\%, 1/8 W | 4061472 | 1 | RN55D1472F | 81349 |
| R5 | Var. Cer., 500 ohm | 4250014 | 1 | 72XR500 | 73138 |
| R6 | Prec, 2.26 K ohms, 1\%, $1 / 8 \mathrm{~W}$ | 4062261 | 1 | RN55D2261F | 81349 |
| R7 R8 | Met Ox, 820 ohms, $2 \%, 1 / 4 \mathrm{~W}$ R7 | 4130821 | 2 | C4/2\%/820 | 24546 |
| R9 | R3 |  |  |  |  |
| R10 | R1 |  |  |  |  |
| R11 | Comp, 100 ohms, 5\%, 1/4 W | 4010101 | 1 | RC07GF 101J | 81349 |
| R12 | Met Ox, 910 ohms, 2\%, 1/4 W | 4130911 | 2 | C4/2\%/910 | 24546 |
| R13 | Met Ox, 12K ohms, $2 \%, 1 / 4 \mathrm{~W}$ | 4130123 | 1 | C4/2\%/12K | 24546 |
| R14 | Prec, 2.43 K ohms, 1\%, 1/8 W | 4062431 | 1 | RN55D2431 | 81349 |
| R15 | Prec, 4.7K ohms, 2\%, 1/4 W | 4130472 | 1 | C4/2\%/4.7 | 24546 |
| R16 | Met Ox, 1 K ohms, 2\%, 1/4 W | 4130102 | 1 | C4/2\%/1K | 24546 |
| R17 | Var, Cer, 2K ohms | 4250016 | 1 | 72XR2K | 73138 |
| U1 | Voltage Regulator | 3040305 | 1 | LM305 | 0000x |
| U2 | Voltage Regulator | 3040304 | 1 | LM304 | 0000X |
| U3 | +5VDC Regulator | 3057805-01 | 1 | UA78H05A | 07263 |
| U4 | -5.2 V Regulator | 3057905 | 1 | MC7905.2 CT | 04713 |
|  | Heatsink | 5210196 | 1 | EIP |  |




2020131-01-G

Figure 101 b. Power Supply Component Locator

$$
\begin{aligned}
& \text { Cisice } \\
& \begin{array}{c}
\text { KEY } \\
\text { LM304 (U2) } \\
\hline
\end{array}
\end{aligned}
$$





In the normal fetch and execute cycle, the microprocessor executes the command sequence stored in the PROMs and, coupled with it's I/O capability, obtains complete control over the counter.

The Microprocessor assembly (A105) is sectioned into four functions as follows:

1. Microprocessor
2. Memory elements
3. Power-up reset circuit
4. Control logic and buffers

## MICROPROCESSOR

The MCM6802 microprocessor (U1) is used as the main controlling element for the counter. It is driven by a 4 MHz crystal and controls all counter functions by means of a stored program in PROM.

## MEMORY ELEMENTS

The memory elements consist of two $1 \mathrm{~K} \times 4$ RAMs (U6, U7) that are configured to give a total of $1 \mathrm{~K} \times 8$ storage locations. The basic program for the counter is stored in three $4 \mathrm{~K} \times 8$ PROMs (U13, U15, U17 ). Option programs are stored in two $2 \mathrm{~K} \times 8$ PROMs (U14, U16) and expansion PROMs U19, U20 give the microprocessor board the capability of $20 \mathrm{~K} \times 8$ total locations for program storage. The memory map for the PROMs is as follows :


## POWER-UP RESET CIRCUIT

The power-up reset circuit consists of comparator U3 and it's associated components. Resistor R5 provides hysteresis action for the circuit while CR1 provides a path for fast decay time of capacitor C4.

## CONTROL LOGIC AND BUFFERS

The I/O select line is used to enable I/O chips associated with the processor system. The equation for the selection of $I / O$ is :

$$
\mathrm{I} / \mathrm{O} S E L=V M A \cdot A 15 \cdot \overline{\mathrm{~A} \overline{4}}
$$

The three busses which are brought out of the microprocessor board are the 16 bit address bus, the 8 bit data bus, and the 6 bit control bus. Buffer/Driver chips U9, U10, U11, U12 provide drive current that is sufficient to drive the external bus.


Figure 105a. Microprocessor Assembly A105

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A105 | Microprocessor Assy | 2020195 | 1 | EIP | 34257 |
| C1 | Cer, . $01 \mu \mathrm{~F}, 20 \%, 100 \mathrm{~V}$ | 2150003 | 7 | TG - S10 | 56289 |
| C2 | Mica, 12pF, 5\%, 500V | 2260013 | 1 | CD10CD120J03 | 72136 |
| C3 | Mica, 15pF, 5\%, 500V | 2260014 | 1 | CD10CD150J03 | 72136 |
| C4 | Tant, $0.1 \mu \mathrm{~F}, 20 \%$, 35 V | 2300020 | 1 | TAPA 0.1M35 | 14433 |
| C5 | C1 |  |  |  |  |
| C6 | Not used |  |  |  |  |
| C7 | Tant, 33 $\mathrm{F}, 20 \%$, 10V | 2300015 | 2 | TAPA 33M10 | 14433 |
| C8 | C7 |  |  |  |  |
| C9 thru |  |  |  |  |  |
| C13 | C1 |  |  | . |  |
| CR1 <br> thru |  |  |  |  |  |
| CR3 | Hot Carrier | 2710004 | 3 | FH 1100 | 07263 |
| R1 | Comp, 10K, 5\%, 1/8W | 4010103 | 2 | RC07GF 103J | 81349 |
| R2 | Comp, 1M, 5\%, 1/8W | 4010105 | 1 | RC07GF 105J | 81349 |
| R3 | R1 |  |  |  |  |
| R4 | Comp, 4.3K, 5\%, 1/8W | 4010432 | 1 | RC07GF432J | 81349 |
| R5 | Comp, 22K, 5\%, 1/8W | 4010223 | 1 | RC07GF223J | 81349 |
| R6 | Comp, 4.7K, 5\%, 1/4W | 4010472 | 2 | RC07GF472J | 81349 |
| RN1 <br> thru |  |  |  |  |  |
| RN3 | Network, 10K | 4170003 | 3 | 785-1-R10K | 80740 |
| TP1 thru |  |  |  |  |  |
| TP16 | Conn, Pin, .04D, Gold | 2620032 | 16 | 460-2970-02-03 | 71279 |
| U1 | MPU W/CLK-RAM | 3056802 | 1 | MC6802 | 04713 |
| U2 | 6 Bit Comparator | 3078136 | 1 | DM8136 | 27014 |
| U3 | Voltage Comparator | 3050311 | 1 | LM311N | 0000X |
| U4 | Hex Inverter | 3087404 | 1 | DM74LS04 | 0000x |
| U5 | 3-INP NAND Gate | 3087410 | 1 | DM74LS10 | 0000X |
| U6 | 1K $\times 4$ Bit RAM | 3052114 | 2 | 2114 | EM \& M |
| U7 | U6 |  |  |  |  |
| U8 | 3-INP AND Gate | 3087411 | 1 | DM74LS11N | 0000X |
| 49 | Hex Buss Driver/Buffer | 3084365 | 1 | SN74LS365N | 01295 |
| U10 | Octal Buss Transceiver | 3084245 | 1 | SN74LS245N | 01295 |
| U11 | Line Driver/Octal Buffer | 3084244 | 2 | SN74LS244N | 01295 |
| U13 | PROM, Basic Counter | 2060002-01 | Ref | 6500001-XX |  |
| U14 | PROM, Band 4 Option | 2060002-06 | Ref | $6400002-01$ |  |
| U15 | U13 |  |  |  |  |
| U16 | PROM, GPIB Option | 2060002-02 | Ref | 6400002-02 |  |
| Alt. U16 | PROM, BCD/RMT Option | 2060002-05 | Ref | 6400002-03 |  |
| U17 | U13 |  |  | - |  |
| U18 | 2-4 Lie Decoder/DE Mult. | 3084139 | 1 | SN74LS139N | 01295 |
| Y1 | 4 MHz Crystal | 2030015 | 1 | MP1PR400 |  |


(4. U14 \& UI6 INSTALLED AT OPTION ASSEMBLIES.
(3) PROM SET (UI3 UIS $\ddagger$ UI7) INSTALLE D AT BASIC
COUNTER ASSY.

2020195-D

Figure 105c. Microprocessor Component Locator


The Count Chain Assembly receives IF signals from the Band 3 IF Amplifier (A201B) and the Band 2 Converter (A109). It also receives a gate signal and a 100 kHz reference signal from the Gate Generator (A107). The count chain assembly selects the appropriate IF signal, gates it, and counts it to produce a BCD output that represents the input frequency. It also produces one or two IF output signals to be used for options at J 3 and J 4 .

The A 106 board receives two IF input signals on J 1 and J 2 . The appropriate input is selected by enabling one of two differential amplifiers (U1A or U1B). Enabling of the appropriate amplifier is achieved by turning on a transistor switch (Q11 or Q12). The appropriate transistor is turned on by the output of an open collector inverter (U7C or U7A) driven by a TTL signal from the PIA (U10).

The output of the input selector differentially drives a squaring circuit. The squaring circuit consists of a differentially driven current mirror ( Q 1 ) driving a tunnel diode (CR5). The voltage across the tunnel diode changes abruptly between two states (approximately 0.2 V and 0.5 V ). The signal across the diode drives the pulse forming circuit. This circuit begins with a high speed differential amplifier ( O 2 and Q 3 ). The output of this amplifier drives Q 4 which is a current switch. The square wave current, from Q 4 's collector, drives an inductor (L1). The voltage across the inductor is a series of pulses; a positive pulse when Q4 turns on and a negative pulse when Q4 turns off. Diode CR5 tends to remove the negative pulses and increases the damping to improve the amplitude of the positive pulses. The positive pulses from the generator drive a pulse inverter (Q6). The pulse inverter is a high-speed zero bias amplifier that is biased at cut off by diode CR6.

The output of the pulse inverter (Q6) drives the input to the first decade counter (U2). The bias for the U2 input is established by a tracking bias supply (U3, Q7). The voltage at TP2 is equal to the voltage on U2 pin 1, plus a fixed DC offset selected by R45. The BCD outputs from U2 are slew-rate limited, and can only be seen after the counting ends and comes to rest. The carry output on pin 9 is an ECL level U2 signal, and is always visible.

The ECL output of U2 drives an ECL to TTL converter (Q8, Q9 and Q10). This converter is a differential amplifier with a cascode output buffer (Q8). The response of $\mathbf{Q 8}$ is improved by inductive peaking provided by L2. The output of 08 drives a decade counter (U4) which in turn drives a third decade counter (U5). The BCD outputs of U4 and U5 are connected to a 6 decade counter (U6) which derives its clock information directly from the BCD outputs of U5. When counting is finished, 8 decades of BCD data are read by the microprocessor (through the PIA U10) from U6 by a time multiplex process. The multiplexer (set to the first digit by the end of the previous reset clock) loads the multiplex latches with the Latch Load clock, and steps to the remaining 7 digits with 7 pulses on the $\overline{\text { Scan Clock line. The first decade of BCD }}$ data from U2 is read directly from the PIA.

A single reset line is used to reset all count stages to zero before the next count cycle begins.

A real-time clock (U8, U9) is also on the count chain assembly. This circuit takes the 100 kHz reference signal, that is coming from the Counter Interconnect Assembly (A100), and divides it by 10,000 to give a 10 Hz ( 100 ms ) clock. The output from this clock is fed to the PIA to allow the microprocessor to gather time information at a 10 Hz rate for timing functions within the program.


Figure 106a. Count Chain Functional Diagram

A106 COUNT CHAIN ASSY
2020136 - M

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \hline \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A106 | Count Chain Assy | 2020136 | 1 | EIP | 34257 |
| C1 | Tant, 33 F , 20\%, 10V | 2300015 | 5 | TAG 20-33/10-50 | 14433 |
| C2 | Cer., . $01 \mu \mathrm{~F}, 20 \%$, 100 V | 2150003-00 | 17 | TG - S10 | 56289 |
| C3 | C2 |  |  |  |  |
| C4 | C1 |  |  |  |  |
| C5 | Mica, 10pF, 5\%, 500V | 2260012 | 1 | DM15CD100J03 | 72136 |
| C6 | Tant, 10رF, 20\%, 25V | 2300029 | 4 | DF106M255 | 72136 |
| C7 | C2 |  |  |  |  |
| C8 | C2 |  |  |  |  |
| C9 | Cer., . $001 \mu \mathrm{~F}, 20 \%$, 1 KV | 2150001 | 3 | 5GA - D10 | 56289 |
| C10 | C2 |  |  |  |  |
| C11 | Not used |  |  |  |  |
| C12 | C9 |  |  |  |  |
| C13 | C2 |  |  |  |  |
| C14 | C6 |  |  |  |  |
| C15 | C6 |  |  |  |  |
| C16 | C2 |  |  |  |  |
| C17 | C9 |  |  |  |  |
| C18 | Not Used |  |  |  |  |
| C19 | Not Used |  |  |  |  |
| C20 | C1 |  |  |  |  |
| C21 | C2 |  |  |  |  |
| C22 | C1 |  |  |  |  |
| C 23 | Not Used |  |  |  |  |
| ${ }_{\text {C24 }}$ |  |  |  |  |  |
| C28 | C2 |  |  |  |  |
| C29 | C1 |  |  |  |  |
| C30 |  |  |  |  |  |
| thru |  |  |  |  |  |
| C33 | C2 |  |  |  |  |
| C34 | C6 |  |  |  |  |
| CR1 | General Purpose | 2704154 | 3 | IN4154 | 07263 |
| CR2 | Zener, 6.2V | 2705234 | 1 | IN5234 | 04713 |
| CR3 | CR1 |  |  |  |  |
| CR4 | Tunnel, Switching | 2710033 | 1 | G00010C | 20754 |
| CR5 | Hot Carrier | 2710004-00 | 1 | 5082-2835 | 28480 |
| CR6 | CR1 |  |  |  |  |
| L1 | Part of Board |  |  | * |  |
| L2 | Inductor, $1 \mu \mathrm{H}$ | 3510003 | 1 | DD 1.0 | 72259 |
| 01 | PNP, RF | 4704959 | 1 | 2N4959 | 04713 |
| 02 | NPN, RF SW | 4710017 | 3 | MMT 3960 | 04713 |
| 03 | Q2 |  |  |  |  |
| 04 | PNP, RF | 4710010 | 1 | MPS - H81 | 04713 |
| 05 | PND, RF GRADED | 4710013 | 1 | 2N5179, EIP | 34257 |
| 06 | NPN, RF | 4710026 | 1 | NE73432B | 0000s |
| 07 | 02 |  |  |  |  |
| 08 | NPN, RF | 4705179 | 3 | 2N5179 | 04713 |
| 09 | 08 |  |  |  |  |
| 010 | 08 |  |  |  |  |
| 011 | PNP, General Purpose | 4704126 | 2 | 2N4126 | 04713 |
| 012 | 011 |  |  |  |  |


| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R1 | Comp., 1.5K, 5\%, $1 / 4 \mathrm{~W}$ | 4010152 | 2 | RC07GF152J | 81349 |
| R2 | Comp., 6.2K, 5\%, $1 / 4 \mathrm{~W}$ | 4010622 | 2 | RC07GF622J | 81349 |
| R3 | Comp., 51 ohm, 2\%, 1/4 W | 4130510-00 | 2 | C4/2\%/51 | 24546 |
| R4 | Comp., 5.1K, 5\%, $1 / 4 \mathrm{~W}$ | 4010512 | 2 | RC07GF512J | 81349 |
| R5 | Comp., 2.7K, 5\%, 1/4 W | 4010272 | 2 | RC07GF272J | 81349 |
| R6 | Comp., 51 ohm, 5\%, 1/4 W | 4010510 | 1 | RC07GF510J | 81349 |
| R7 | Met Ox, 2K, 2\%, 1/4 W | 4130202 | 3 | C4/2\%/2K | 24546 |
| R8 | Comp., 510 ohm, 5\%, 1/4 W | 4010511 | 1 | RC07GF511J | 81349 |
| R9 | Comp., 5.6 ohm, 5\%, 1/4 W | 4010569 | 5 | RC07GF5R6J | 81349 |
| R10 | R5 |  |  |  |  |
| R11 | R9 |  |  |  |  |
| R12 | Met Ox, 68 ohm, 2\%, 1/4 W | 4130680 | 1 | C4/2\%/68 ..- | 24546 |
| R13 | Met Ox, 43 ohm, 2\%, 1/4 W | 4130430 | 1 | C4/2\%/43 | 24546 |
| R14 | Met Ox, 3.9K, 2\%, 1/4 W | 4130392 | 1 | C4/2\%/3.9K | 24546 |
| R15 | R7 |  |  |  |  |
| R16 | R4 |  |  |  |  |
| R17 | R1 |  |  |  |  |
| R18 | R2 |  |  |  |  |
| R19 | Comp., 100 ohm, 5\%, 1/4W | 4010101 | 1 | RC07GF101J | 81349 |
| R20 | Met Ox, 56 ohm, 2\%, 1/4 W | 4130560 | 2 | C4/2\%/56 | 24546 |
| R21 | R9 |  |  |  |  |
| R22 | R20 |  |  |  |  |
| R23 | Comp., 360 ohm, 5\%, 1/4 W | 4010361 | 1 | RC07GF431J | 81349 |
| R24 | R9 |  |  |  |  |
| R25 | Met Ox, S.A.T. (2K, 2\% Nom) | 4130999 | 1 | C4/2\%/XX | 24546 |
| R26 | Met Ox, 39 ohm, 2\%, 1/4 W | 4130390 | 2 | C4/2\%/39 | 24546 |
| R27 | Met Ox, 200 ohm, 2\%, 1/4 W | 4130201 | 3 | C4/2\%/200 | 24546 |
| R28 | Met Ox, 270 ohm, 2\%, 1/4 W | 4130271 | 1 | C4/2\%/270 | 24546 |
| R29 | R3 |  |  |  |  |
| R30 | Not used |  |  |  |  |
| R31 | Comp, 10 ohm, 5\%, 1/4 W | 4010100 | 2 | RC07GF 100J | 81349 |
| R32 | Met Ox, 47 ohm, 2\%, 1/4 W | 4130470 | 1 | C4/2\%/47 | 24546 |
| R33 | Met Ox, 20 ohm, 2\%, 1/4 W | 4130200 | 1 | C4/2\%/20 | 24546 |
| R34 | Met Ox, 510 ohm, 2\%, 1/3 W | 4130511 | 1 | C4/2\%/510 | 24546 |
| R35 | R9 |  |  |  |  |
| R36 | Met Ox, 1K, 2\%, 1/4 W | 4130102 | 3 | C4/2\%/1K | 24546 |
| R37 | R26 |  |  |  |  |
| R38 | Comp., 390 ohm, 5\%, 1/4 W | 4010391 | 1 | RC07GF391」 | 81349 |
| R39 |  |  |  |  |  |
| R42 | Comp, $10 \mathrm{~K}, 5 \%, 1 / 4 \mathrm{~W}$ | 4010103 | 4 | RC07GF 103J | 81349 |
| R43 | Met Ox, $20 \mathrm{~K}, 2 \%, 1 / 4 \mathrm{~W}$ | 4130203 | 4 | C4/2\%/20K | 24546 |
| R44 | R43 |  |  |  |  |
| R45 | R36 |  |  |  |  |
| R46 | R43 |  |  |  |  |
| R47 | Met Ox, 18 ohm, 2\%, 1/4 W (NOM) SAT | 4130999 | 1 | C4/2\%/18 | 24546 |
| R48 | R43 |  |  |  |  |
| R49 | Met Ox, 240 ohm, 2\%, 1/4 W | 4130241 | 1 | C4/2\%/240 | 24546 |
| R50 | R27 |  |  |  |  |
| R51 | R27 |  |  |  |  |
| R52 | R36 |  |  |  |  |
| R53 | Met Ox, 430 ohm, 2\%, 1/4W | 4130431 | 1 | C4/2\%/430 | 24546 |




Figure 106 b. Count Chain Component Locator


This assembly performs the following functions.

- Reference Oscillator Control
- Gate Generation
- Band 3 Amplitude Determination
- Power Meter Control (Option 02 only)


## REFERENCE OSCILLATOR CONTROL

This circuit selects, as the time base for the counter, either the internal reference oscillator or an external 10 MHz signal applied to the rear panel. This circuit provides a 100 kHz TTL level clock signal for the gate generator, a 10 MHz TTL level clock signal for the microwave converter and, in the internal oscillator mode, a 10 MHz signal ( 1 volt p-p into 50 ohms) to the rear panel.

The 10 MHz internal reference signal is applied to a switchable "analog to TTL" converter ( $\mathrm{Q} 1, \mathrm{Q} 2, \mathrm{Q} 3$ ). When the Ref Int/Ext line is high the TTL converter is enabled. One output goes to drive 04 , giving a square wave ( $1 \mathrm{~V} \mathrm{p}-\mathrm{p}$ into 50 ohms) on the 10 MHz Ref line. A second output goes to NAND gate U1 (also switchable for signal isolation. The output of U1 goes to J3 to be used by the microwave converter. The output of U1 also goes to the clock input of U2. U2 is a dual decade divider that divides by 100 . The output of U 2 is a 100 kHz TTL clock signal to the gate generator.

When the Reference Int/Ext line is set to external (low) the TTL converter ( $\mathrm{O} 1, \mathrm{Q} 2$; Q 3 ) and driver ( Q 4 ) are disabled, TTL converter ( $\mathrm{Q}, \mathrm{Q}, \mathrm{Q}, \mathrm{O}$ ) is enabled, and $U 1$ is set to select the external input. An external reference signal applied to the 10 MHz reference line is then converted to the input of U 2 .

## GATE GENERATOR

The Gate Generator must provide an accurate, stable, signal gate to the Count Chain. The gate must be switchable, in decade increments, between 100 micro sec and 1 sec . The gate generator consists of a programmable divide-by-N time base (U5), a dual flip-flop (U6A, U6B), and an ECL flip flop (U8). The divide ratio of U5, which determines the gate time, is set by U5 pins 12,13 , and 14 as follows.

| Pin 12 Pin 13 | Pin 14 | Divide Ratio | Gate Time |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $10^{1}$ | $100 \mu \mathrm{sec}$ |
| 0 | 1 | 0 | $10^{2}$ | 1 Msec |
| 0 | 1 | 1 | $10^{3}$ | 10 Msec |
| 1 | 0 | $10^{4}$ | 100 Msec |  |
| 1 | 0 | 1 | $10^{5}$ | 1 sec |

The outputs of U5 and U6 enable ECL flip-flop U8, but U8 is clocked directly from the 100 kHz clock to insure gate accuracy.

When the gate is not active, U5 is permitted to free-run by holding U6B clear (TO). The gate is initialized by setting U6B. This clears U6A and clears U5 (T1). The next clock pulse sets U8 (T2). The gate is then enabled by momentarily clearing U6B (T3). The next clock sets U6A which enables U5 and U8 (T4). At T5 the gate is opened and U5 begins counting clocks (T5). Halfway through the gate, U5 pin 1 goes high (T6). After U5 has accumulated the proper number of clocks its output, pin 1, goes low. This sets U6B. which clears U6A, and sets U8 pin 7 high (T7). The next clock closes the gate (T8). The program next clears U6B (T9), which enables the gate to free-run again (T0). See figure 107-1.


Figure 107-1. Gate Generator Timing Diagram

## BAND 3 AMPLITUDE DETERMINATION

This circuit consists of three main parts.

- THE POWER METER ZERO DAC is used to automatically zero offsets in the Power Meter. It consists of two 8 bit latching DACs (U3, U4), and a comparator (U14A). All the latching DACs are driven in parallel by shift register U16, with the appropriate DAC being written to by the four write lines (U15, pins 2, 4, 6, 8). The coarse DAC (U3) has a range of $\pm 200$ micro amps, and the fine DAC (U4) has a range of +1.5 micro amps. The Power Meter Zero DAC (U3) is adjusted so that on step 1 U14A is not set, but on the next step U14A is set. This adjusts the input to U14 to Ovolts, nulling any offsets in the power meter circuit.
- THE POWER METER consists of a 15 dB switchable gain stage (U9), an 8 bit DAC used as a variable attenuator (U10), a 100 mV comparator (U14B), and a latch (half of U17). Two variable attenuators are used, on counters equipped with the option 02 power meter, to provide greater resolution (U10, U12).

When the detected signal from the microwave converter enters U9 the power meter is first set for maximum gain and minimum attenuation. Next the latch (U17) is reset. If the input to the comparator ( U 14 B ) is greater than 100 mV , latch $U 17$ will be set. The signal amplitude to the comparator is then reduced, and the process is repeated until latch U17 no longer gets set. The input amplitude can then be calculated from the switch and DAC settings. On counters without the power meter option the amplitude is calculated to a 3 dB resolution. On counters with the power meter option the amplitude is calculated to a resolution of 0.1 dB .

- The POWER METER PROM (Option 02 only) contains a logic comparator (U21), a $2 \mathrm{~K} \times 8$ prom (U20), and a bus driver (U19). The logic comparator is connected to the microprocessor address bus, and is configured to decode the 2 K address range from 4000 Hex to 47 FF Hex. The comparator output drives the chip select of the Prom, and the bus driver. The prom contains the Power Meter program as well as the power correction factors. Bus driver U 19 is used as a buffer for driving the microprocessor data bus.


## PERIPHERIAL INTERFACE ADAPTER (PIA)

The Peripherial Interface Adapter (U18) is used as the microprocessor I/O port. It has an address range from 9900 Hex to 9903 Hex. Peripheral Port A is at address 9900, and Peripheral Port B is at address 9902.


Figure 107-2. Gate Generator Block Diagram

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION |  | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | TYP FSCM NO. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A107 | Gate Generator Assy A113 Crystal Osc | .05/06 | $\begin{aligned} & 2020197 \\ & 2030002 \end{aligned}$ | $\stackrel{1}{\text { Ref }}$ | EIP | 34257 |
| C1 | Cer, . $01 \mu \mathrm{~F}, 20 \%$, 100V |  | 2150003 | 15 | TG - S10 | 72982 |
| C2 | C1 |  |  |  |  |  |
| C3 | Tant, 33 F , 20\%, 10V |  | 2300015 | 4 | TAPA33M10 | 14433 |
| thru |  |  |  |  |  |  |
| C7 | C1 |  |  |  |  |  |
| C8 | Mica, 22pF, 5\%, 500V |  | 2260017 | 1 | CD10ED220J03 | 72136 |
| C9 | Tant, $1 \mu \mathrm{~F}, 20 \%$, 35V |  | 2300008 | 1 | TAPA 1.0M35 | 14433 |
| C10 | Mica, 33pF, 5\%, 500V |  | 2260021 | 2 | CD10ED330J03 | 72136 |
| C11 | Mica, 100pF, 5\%,500V |  | 2260034 | 1 | CD10FD101J03 | 72136 |
| C12 | C10 |  |  |  |  |  |
| C13 |  |  |  |  |  |  |
| thru |  |  |  |  |  |  |
| C15 | C1 |  |  |  |  |  |
| C16 | Tant, $10 \mu \mathrm{~F}, 20 \%$, 25 V |  | 2300029 | 2 | DF 106M25S | NEC |
| C17 | C1 |  |  |  |  |  |
| C18 | C3 |  |  |  |  |  |
| C19 | C3 |  |  |  |  |  |
| C20 | C1 |  |  |  |  |  |
| C21 | C1 |  |  |  |  |  |
| C22 | C3 |  |  |  |  |  |
| C23 | C1 |  |  |  |  |  |
| C24 | C1 |  |  |  |  |  |
| C25 | C16 |  |  |  |  |  |
| C26 | C1 |  |  |  |  |  |
| CR1 | Hot Carrier |  | 2710004 | 1 | FH1100 | 07263 |
| CR2 | Hot Carrier |  | 2710006 | 1 | 5002-2800 | HP |
| CR3 | CR1-Option only |  |  |  |  |  |
| CR4 | Zener, 6.2V |  | 2700827 | 1 | IN827 |  |
| R1 | Comp, 10 ohm. 5\%. 1/4W |  | 4010100 | 2 | RC07GF 100J | 81349 |
| R2 | Comp, 1K, 5\%, 1/4W |  | 4010102 | 2 | RC07GF 102J | 81349 |
| R3 | Comp, 620, 5\%, 1/4W |  | 4010621 | 2 | RC07GF621-J | 81349 |
| R4 | Comp, 2.2K, 5\%, 1/4W |  | 4010222 | 3 | RC07GF222J | 81349 |
| R5 | Comp, 220, $5 \%, 1 / 4 \mathrm{~W}$ |  | 4010221 | 2 | RC07GF221J | 81349 |
| R6 | Comp, 510, 5\%, 1/4W |  | 4010511 | 2 | RC07GF511J | 81349 |
| R7 | Comp, 200, 5\%, 1/4W |  | 4010201 | 1 | RC07GF201J | 81349 |
| R8 | Comp, 27, 5\%, 1/4W |  | 4010270 | 1 | RC07GF270J | 81349 |
| R9 | Comp, 300, 5\%, 1/4W |  | 4010301 | 1 | RC07GF301J | 81349 |
| R10 | Comp, 4.7K, 5\%, 1/4W |  | 4010472 | 6 | RC07GF472J | 81349 |
| R11 | R1 |  |  |  |  |  |
| R12 | Comp, 2K, 5\%, $1 / 4 \mathrm{~W}$ |  | 4010202 | 2 | RC07GF202 | 81349 |
| R13 | R10 |  |  |  |  |  |
| R14 | R4 |  |  |  |  |  |
| R15 | R5 |  |  |  |  |  |
| R16 | R6 |  |  |  |  |  |
| R17 | R3 |  |  |  |  |  |
| R18 | Met Ox, 5.6K, 2\%, 1/4W |  | 4130562 | 1 | C4/2\%/5.6K | 24546 |
| R19 | Met Ox, 3.3K, $2 \%, 1 / 4 \mathrm{~W}$ |  | 4130332 | 1 | C4/2\%/3.3K | 24546 |
| R20 | Met Ox, 27, 2\%, 1/4W |  | 4130270 | 1 | 04/1\%/27 | 24546 |
| R21 | Comp, 2.7K, 5\%, 1/4W |  | 4010272 | 1 | RC07GF272J | 81349 |
| R22 R23 | R10 R10 |  |  |  |  |  |
| R24 | R2 |  |  |  |  |  |


| REF <br> DES | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R25 | R12 |  |  |  |  |
| R26 | R4 |  |  |  |  |
| R27 | Met Ox, 30K, 2\%, 1/4W | 4130303 | 1 | C4/2\%/30K | 24546 |
| R28 | Met Ox, 39K, 2\%, 1/4W | 4130393 | 1 | C4/2\%/39K | 24546 |
| R29 | Prec, 1.69K, 1\%, 1/10W | 4051691 | 1 | RN55C1691F | 81349 |
| R30 | Prec, 1.82K, 1\%, 1/10W | 4051821 | 1 | RN55C1821F | 81349 |
| R31 | Prec, 57.6K, 1\%, 1/10W | 4055762 | 1 | RN55C5762F | 81349 |
| R32 | Comp, 36K, 5\%, 1/4W | 4010363 | 1 | RC07GF363F | 81349 |
| R33 | Comp, 15K, 5\%, 1/4W | 4010153 | 1 | RC07GF153F | 81349 |
| R34 | Met Ox, 750, 2\%, 1/4W | 4130751 | 1 | C4/2\%/750 | 24546 |
| R35 | Prec, 6.19K, 1\%, 1/8W | 4056191 | 1 | RN55C6191F | 81349 |
| R36 | Prec, 100, 1\%, 1/8W | 4051000 | 1 | RN55C1000F | 81349 |
| R37 | R10 |  |  |  |  |
| R38 | R10 |  |  |  |  |
| R39 | Met Ox, 10K, 2\%, 1/4W | 4130103 | 2 | C4/02/10K | 24546 |
| R40 | R39 |  |  |  |  |
| *R41 | Comp, 10K, 5\%, 1/4W | 4010103 | 1 | RC07GF 103J | 81349 |
| RN1 | Network, 6.8K | 4170005 | 1 | 764-1-R6.8K | 80740 |
| Q1 | NPN - General Purpose | 4704124 | 4 | 2N4124 |  |
| Q2 | PNP - General Purpose | 4704126 | 3 | 2N4126 |  |
| Q3 | Q1 |  |  |  |  |
| Q4 | Q2 |  |  |  |  |
| Q5 | Q1 |  |  |  |  |
| Q6 | Q2 |  |  |  |  |
| Q7 | Q1 |  |  |  |  |
| Q8 | DMOS, FET SW | 4710031 | 1 | SD215 | 18324 |
| U1 | Quad Schmitt NAND | 3084132 | 1 | SN4LS132 | 01295 |
| U2 | Dual Decade Counter | 3084490 | 1 | SN74LS490N | 01295 |
| U3 | 8 Bit DAC | 3057524 | 3 | AD7524JN |  |
| U4 | U3 |  |  |  |  |
| U5 | Digital P Chan. MOS Divider | 3035009 | 1 | MK5009P |  |
| U6 | D Type Pos Flip-flop | 3087474 | 2 | SN74LS74N | 01295 |
| U7 | Quad 21NP NOR Gate | 3087402 | 1 | SN74LSO2N | 01295 |
| U8 | Digital Dal D Flip-flop | 3110131 | 1 | MC10131L | 04713 |
| U9 | Dual Low Noise Op Amp | 3045534 | 1 | NE5534N |  |
| U10 | 8 Bit DAC (Option 02 only) | 3057525 | 2 | AD7524LN |  |
| U10 | U3 |  |  |  |  |
| U11 | Op Amplifier | 3040308 | 2 | LM308AN | 27014 |
| U12 | U10 (Option 02 only) |  |  |  |  |
| U13 | U11 |  |  |  |  |
| U14 | Comparator | 3050393 | 1 | LM393N | 27014 |
| U15 | Hex Buffer/Driver | 3007407 | 1 | DM7407N | 27014 |
| U16 | Dual 4 Bit Static S/R | 3034015 | 1 | MC14015B | 04713 |
| U17 | U6 |  |  |  |  |
| U18 | Periph. Interface Adaptor | 3086820 | 1 | MC6821 | 01295 |
| U19 | Oct. Buffer ${ }^{\text {Pr }}$ Option* | 3084244 | 1 | SN74LS244 | 01295 |
| U20 | Power Meter PROM 602 | 2060002-03 | 1 | TI-TM2516 (6400002-04) | 04713 |
| U21 | 6 Bit Comparator Only | 3078136 | 1 | DM8136 : | 27014 |
| U22 | Quad Dual Flip-flop | 3084175 | 1 | SN74LS175 | 01295 |
| U23 | Op Amp/Lin | 3040741 | 1 | LM741CN | 27014 |

## PAGE LEFT BLANK INTENTIONALLY



Figure 107.3. Gate Generator Component Locator
NOTE: If the counter contains Option 02 this board is replaced with 2020197-03/04.
Refer to Section 10, Option 02 for the $03 / 04$ version of this assembly.


The Converter Control performs two major functions. One of the functions is to provide a precise yig tuning current which is controlled by the microprocessor via P.I.A. U4. The other function is to phase lock the VCO in the microwave converter to a selected harmonic of a 50 kHz reference signal to provide a synthesized L.O. The converter control also permits the microprocessor to control the L.O. power amplifier and provides the microprocessor input for the I. F. threshold signal.

## YIG FREQUENCY CONTROL DAC and DRIVERS

The yig tuning current is supplied by the yig driver (U3, $\mathrm{Q} 1, \mathrm{Q} 2, \& \mathrm{Q} 3$ ) which is controlled by the DAC. The DAC is composed of a 12 bit monolithic DAC (U2), summing amplifier (U1) and resistors to provide a total resolution of 14 bits. PA ports 0 and 1 of the P.I.A. (U4) are used to drive the 2 least significant bits of the DAC directly. A change in the least significant bit of the DAC corresponds to a yig frequency change of 2 MHz . A voltage analog of yig current appears across R 25 and is compared to the DAC output at the summing junction of U3, with resistors R1 and R19.

The slope of yig current vs DAC voltage is adjustable with R6 and the offset is adjusted with R10.


Figure 108-1. Converter Control Diagram

## VCO CONTROL

The VCO control, together with the VCO, form a phase lock loop frequency synthesizer. The frequency range over which the synthesizer is used is from 370 MHz to 500 MHz .

An output of the VCO (via a buffer amplitude on the Band 2 converter board) is applied to the programmable frequency divider (U5-U13). The programmable frequency divider is programmed by the microprocessor via P.I.A. U7. The output of the programmable frequency divider is compared to the 50 kHz reference (derived from a 10 MHz clock from the gate generator board) in the phase detector U14. A phase difference between the divided down VCO and the 50 kHz reference will result in an output from the phase detector. The phase detector has two output ports, a pump-up port and a pump-down port. Pumpdown is U14, pin 2. Pump-down is normally high and goes low to reduce the VCO frequency. Pump-up is U18, pin 3. Pump-up is normally low and goes high to increase the VCO frequency. The outputs of the phase detector go to the charge pump, which converts them to a single tri-state output. The charge pump output is open with no pump command, sources current with pump-up, and sinks current with pumpdown. The output of the charge pump is connected to the input of the loop amplifier $\cup 19$ and U17. The loop amplifier provides the proper gain and filtering to achieve the desired loop responce. The output of the loop amplifier is the VCO tuning voltage.


Figure 108-2. Programmable Frequency Divider Diagram

## PROGRAMMABLE FREQUENCY DIVIDER

The programmable frequency divider uses a two modulus (divide number) prescaler (U5, U6) and two programmable counters (A \& B). The prescaler is used to divide the VCO frequency down to a lower frequency which can be handled by low power schottky TTL programmable counters. The two modulus prescaler permits prescaling without loss of resolution. At the start of the programmable frequency divider cycle, the prescaler is set to divide by the larger modulus (41), and both programmable counters have been loaded with their respective program numbers from the PIA. The programmable counters each decrement 1 count for each output pulse from the prescaler. When programmable counter $B$ (U12, U13) reaches the count of zero the 40/41 control flip-flop (part of U11)changes state and causes the prescaler to divide by the lower modulus (40). When programmable counter A reaches the count of 2 the $D$ input of the PL period flip-flop (part of U11) goes high, so that on the count of 1 the flip-flop changes state, which causes both programmable counters to be reloaded with their respective program numbers and the 40/41 control flip-flop to reset (prescaler in $\div 41$ state). The very next count causes the PL period flip-flop to reset, starting the programmable frequency divider cycle over again. The equation for the divide ratio of the programmable frequency divider $N_{d}$ is:

$$
N_{d}=40\left(N_{\text {counter }} A\right)+N_{\text {counter }} B
$$

with the condition that:
$\mathrm{N}_{\text {counter }} \mathrm{B}$ must not exceed $\mathrm{N}_{\text {counter }} \mathrm{A}$

The weighting of the command bits is:

| U9 $P_{1}-400 \mathrm{MHz}$ | $\mathrm{U} 10 \mathrm{P}_{1}-4 \mathrm{MHz}$ |
| :--- | :--- |
| U9 $P_{0}-200 \mathrm{MHz}$ | $\mathrm{U} 10 \mathrm{P}_{0}-2 \mathrm{MHz}$ |
| U8 $P_{3}-160 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{3}-1.6 \mathrm{MHz}$ |
| U8 $P_{2}-80 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{2}-0.8 \mathrm{MHz}$ |
| U8 $P_{1}-40 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{1}-0.4 \mathrm{MHz}$ |
| U8 $P_{0}-20 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{0}-0.2 \mathrm{MHz}$ |
| U10 $P_{3}-16 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{1}-100 \mathrm{KHz}$ |
| U10 $P_{2}-8 \mathrm{MHz}$ | $\mathrm{U} 13 \mathrm{P}_{0}-50 \mathrm{KHz}$ |

PAGE LEFT BLANK INTENTIONALLY

A 108 CONVERTER CONTROL
2020200-02-E

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A108 | CONVERTER CONTROL ASSY | 2020200-02 | 1 | EIP | 34257 |
| C1 | Disc, $.005 \mu \mathrm{~F}, 20 \%, 100 \mathrm{~V}$ | 2150008 | 1 | TG-D50 | 56289 |
| C2 | Disc, $.01 \mu \mathrm{~F}, 20 \%, 100 \mathrm{~V}$ | 2150003 | 14 | TG-S10 | 56289 |
| C3 | Mono, $.022 \mu \mathrm{~F}, 15 \%$, 0 V | 2350027 | 2 | 2130X7R050R223K | 26654 |
| C4 | Tant, $1 \mu \mathrm{~F}, 10 \%$, 35V | 2300008 | 3 | TAPA 1.0M35 | 14433 |
| C5 | C4 |  |  |  |  |
| C6 | C2 |  |  |  |  |
| C7 | Disc, $.001 \mu \mathrm{~F}, 20 \%$, 1 KV | 2150001 | 4 | 5GA-D10 | 56289 |
| C8 | C4 |  |  |  |  |
| C9 | Tant, 33 $\mathrm{F}, 10 \%, 10 \mathrm{~V}$ | 2300015 | 2 | TAPA 33M10 | 14433 |
| C10 \& 11 | C7 |  |  |  |  |
| C12 | Not Used |  |  |  |  |
| C13 thru C17 | C2 |  |  |  |  |
| C18 | Tant, 10pF, 20\%, 25V | 2300029 | 4 | DF106M25S | 72136 |
| C19 | C18 |  |  |  |  |
| C20 | C9 |  |  |  |  |
| C21 | C18 |  |  |  |  |
| C22 thru |  |  |  |  |  |
| C24 | C2 |  |  |  |  |
| C25 | Mono, 560pF, 5\%, 100V | 2150029 | 2 | SR211A561JAA | 14158 |
| C26 | Tant, $.47 \mu \mathrm{~F}, 20 \%, 35 \mathrm{~V}$ | 2300005 | 1 | TAPA-47M35 | 14433 |
| C27 | C3 |  |  |  |  |
| C28 | C18 |  |  |  |  |
| C29 | C2 |  |  |  |  |
| C30 | Mono, 330pF, 10\%, 100V | 2150030 | 1 | SR211A331KAA | 14158 |
| C31 | Tant, $2.2 \mu \mathrm{~F}, 50 \%$, 16 V | 2300012 | 1 | TAPA 2-2M16 | 14433 |
| C32 | Mica, 82pF, 5\%, 500V | 2260032 | 2 | CD10ED820J03 | 72136 |
| C33 | C2 |  |  |  |  |
| C34 | Mica, 470pF, 5\%,500V | 2250018 | 2 | DM-15-471J | 72136 |
| C35 | C34 |  |  |  |  |
| C36 | Mica, S.A.T. | 2269999 | 1 | 30pF, NOM. |  |
| C37 | Mono, . $1 \mu \mathrm{~F}, 10 \%$, 50V | 2150028 | 1 | RC50.104KB | Murata |
| C38 | C2 |  |  |  |  |
| C39 | Mono, 2200pF, 5\%, 100V | 2150026 | 1 | SR211A22JAA | 14158 |
| C40 | C25 |  |  |  |  |
| C41 C42 | C 2 C 32 |  |  |  |  |
| C42 | C32 |  |  |  |  |
| CR1 | Hot Carrier | 2710004-00 | 1 | 5082-2835 | 28480 |
| CR2 | Zener, 56V | 2704758.00 | 1 | IN4758 | 07263 |
| CR3 | General Purpose | 2704154 | 14 | IN4154 | 07263 |
| CR4 | Zener, 6.2V | 2700827 | 1 | IN827 , | 07263 |
| CR5 | Power Rectifier | 2704001 | 1 | IN4001 | 07263 |
| CR6 thru |  |  |  |  |  |
| CR18 | CR3 |  |  |  |  |
| L1 | Inductor, $100 \mu \mathrm{H}$ | 3520007 | 1 | 1537-76 | 99800 |
| L2 | Inductor, $1 \mu \mathrm{H}$ | 3510018 | 1 | 1537-12 | 99800 |
| L3 | Inductor, 4700 H | 3510017 | 2 | 1641-475 | 99800 |
| L4 | L3 |  |  |  |  |
| Q1 | PNP | 4710009 |  |  | 04713 |
| Q2 | PNP Amplifier | 4710018 | 1 | MPSL51 | 04713 |
| Q3 | NPN General Purpose | 4704124 | 1 | 2N4124 | 04713 |

A 108 CONVERTER CONTROL
2020200-02 - D

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R1 | Prec., 8.45K, 1\% | 4120019 | 1 | VAR-1/10C-6-1\% | ACl |
| R2 | Comp, 4.7K, 5\%, 1/4W | 4010472 | 1 | RC07GF472J | 81349 |
| R3 | Comp, 1K, 5\%, 1/4W | 4010102 | 6 | RN55C4992F | 81349 |
| R4 | Met Film, 49.9K, 1\%, 1/10W | 4054992 | 1 | RN55C4992F | 81349 |
| R5 | Met Ox, 390 ohm, 2\%, 1/4W | 4130391 | 2 | C4/2\%/390 | 24546 |
| R6 | Variable, Cer, MT, 20K | 4280011 | 2 | 89PR-20K | 73138 |
| R7 | Comp, 5.1M, 5\%, 1/4W | 4010515 | 1 | RC07GF51SJ | 81349 |
| R8 | R3 0 , $10 \mathrm{~K}, 2 \%, 1 / 4 \mathrm{~W}$ |  |  |  |  |
| R9 | Met Ox, 10K, 2\%, 1/4W | 4130103 | 2 | C4/2\%/10K | 24546 |
| R10 | R6 |  |  |  |  |
| R11 | R9 |  |  |  |  |
| R12 | Met Film, 1M, 1\%, 1/10W | 4051004 | 1 | RN5SC1004F | 81349 |
| R13 | R5 |  |  |  |  |
| R14 | Comu, 750, 5\% 1/4W | 4010751 | 1 | RC07GF751J | 81349 |
| R15 | Comp, 820K, 5\%, 1/4W | 4010824 | 1 | RC07GF824J | 81349 |
| R16 | R3 |  |  |  |  |
| R17 | Met Ox, 1.6K, 2\%, 1/4W | 4130162 | 1 | C4/2\%/1.6K | 24546 |
| R18 | Comp, 1.60K, 5\%, 1/4W | 4010164 | 1 | RC07GF164J | 81349 |
| R19 | Prec, 3.01K, 1\% | 4120020 | 1 | VAR-1/10C-6-1\% | ACI |
| R20 | Comp, 10K, 5\%, 1/4W | 4010103 | 3 | RC07GF103J | 81349 |
| R21 | Comp, 82K, 5\%, 1/4W | 4010823 | 1 | RC07GF823J | 81349 |
| R22 | R20 |  |  |  |  |
| R23 | R20 |  |  |  |  |
| R24 | R3 |  |  |  |  |
| R25 | Wire Wound 5, 1\%, 7W | 4110003 | 1 | T7 (10 PPM) | 12463 |
| R26 | Comp, 2.7K, 5\%, 1/4W | 4010272 | 1 | RCO7GF272」 | 81349 |
| R27 | Comp, 51, 5\%, 1/4 W | 4010510 | 2 | RC07GF510J | 81349 |
| R28 | Comp, 390, 5\%, 1/4W | 4010391 | 3 | RC07GF391J | 81349 |
| R29 | R28 |  |  |  |  |
| R30 | R28 |  |  |  |  |
| R31 | R3 |  |  |  |  |
| R32 | Comp, 100, 5\%, 1/4W | 4010101 | 3 | RC07GF 101J | 81349 |
| R33 | R3 |  |  |  |  |
| R34 | Comp, 2.4K, 5\%, 1/4W | 4010242 | 1 | RC07GF242J | 81349 |
| R35 | R32 |  |  |  |  |
| R36 | Comp, 220K, 5\%, 1/4W | 4010224 | 1 | RC07GF224J | 81349 |
| R37 | R32 |  |  |  |  |
| R38 | Comp, 4.3K, 5\%, 1/4W, NOM S.A.T. | 4010999 | 1 | SAT | 81349 |
| R39 | Comp, 2K, 5\%, 1/4W | 4010202 | 1 | RC07GF202J | 81349 |
| R40 | R27 15M 5\%, 1/4W |  |  |  |  |
| R41 | Comp, 1.5M, 5\%, 1/4W | 4010155 | 1 | RC07GF155J | 81349 |
| R42 | Comp, 300, 5\%, 1/4W | 4010301 | 1 | RC07GF301J | 81349 |
| R43 | Comp, 8.2K, 5\%, 1/4W | 4010822 | 1 | RC07GF822J | 81349 |
| R44 | Comp, 51K, 5\%, 1/4W | 4010513 | 2 | RC07GF513J | 81349 |
| R45 | Comp, 5.1K, 5\%, 1/4W | 4010512 | 1 | RC07GF512J | 81349 |
| R46 | R44 |  |  |  |  |
| R47 | Comp, 3.3K, 5\%, 1/4W | 4010332 | 1 | RC07GF332J |  |
| 41 | Prec, J-FET Op Amp | 3041016 | 1 | OP16FJ | 06665 |
| U2 | 12 Bit DAC | 3050012 | 1 | H57541-1 | 0000x |
| U3 | Op Amp, Lin. | 3040741 | 1 | LM741CN | 27014 |
| U4 | Peripheral Interface Adaptor | 3086820 | 2 | MC6820P | 04713 |
| 45 | Two-Mod Prescaler | 3112013-02 | 1 | MC12013L | 04713 |
| U6 | Digital Dual "D" Flip-flop U4 | 3110131 | 1 | MC10131L | 04713 |
| U8 thru |  |  |  |  |  |
| U10 | UP/DOWN Counter | 3084192 | 4 | DM74LS192N | 27014 |

A108 CONVERTER CONTROL
2020200-02-D


Figure 108-3. Converter Control Component Locator


The Band 2 Converter accepts Band 1 and Band 2 RF signals from the front panel, and local oscillator (LO) signal from the Band 3 Converter (A203). The appropriate signal is selected and processed to produce an IF signal between 10 Hz and 200 MHz . The IF signal output is sent to the Count Chain board (A106), and lock information is routed through the PIA (peripheral interface adapter) U 2 to the Microprocessor (A105).

## IMPEDANCE CONVERTER

Band 1 input from the front panel enters the converter at J6 and is terminated by R75. The signal is coupled to the input of a field effect transistor (FET) amplifier (Q15) through an RC network (R73, C42). Two limiter diodes (CR4, CR5) protect the FET against large input signals. The FET is a source follower with slightly less than unity gain. The FET drives a buffer amplifier ( Q 14 ) which has enough gain to increase the impedance converter overall gain to near unity. A decoupling capacitor (C39) controls the amplifiers low frequency cutoff, and C41 provides high frequency peaking to keep the gain flat to frequencies above 100 MHz .

## SIGNAL SELECT

The output of the impedance converter circuit drives one input of the signal select circuitry. Signal selection is made by enabling one of three differential amplifiers, U4A, U4B, or U5A. When Band 1 is selected, a logic high signal on the PIA (U2 pin 2) turns on Q16. Q16 biases on the current source in U4A. This current source generates an 11 ma current which is split between the two differential amplifier transistors in U4A. The currents from pins 5 and 6 flow through matched collector loads (R94, L7/R95, L8). R94 and R95 are equal, and are selected for the proper low frequency gain during board alignment. Inductors L7 and L8 provide peaking to give an approximate flat gain through 200 MHz . Diodes CR9 and CR10 provide limiting on very strong signals to prevent the next stage from being over driven.

The next stage is a differential amplifier similar to U4A, but it is driven differentially. To generate a single ended output signal, one output of U5B (pin 12) is passed through a current mirror (Q18). The output of the current mirror is then added to the second output of U5B (pin 11) at J5. The load for this stage is a 51 ohm resistor located on the A106 Count Chain board in order to terminate the coax for RF signals. In the quiescent state, the current from Q18 equals the collector current of the differential amplifier U5B, and the output current is zero. When a signal is applied, the current will be unbalanced to generate a signal at the load resistor. To provide frequency compensation of the current mirror, an RC network (R108, C34) is connected between the emitter of Q18 and ground.

## BAND 1 LOCK DETECTOR

The output signal at J5 is coupled to detector CR12. Amplifier U6 is a threshold comparator that will produce a logic low signal when the IF output from J 5 is more than -6 dBm . The output of U 6 goes through a resistor divider network to generate a 5 V TTL logic signal for the PIA. R90 provides about 1 dB of positive feedback at threshold level to prevent eratic output from the comparator.

## ISOLATION AMPLIFIER

The Band 2 input signal enters on J4. This RF signal is terminated in 50 ohms by the combination of R1 and the input impedance of the amplifier. The input signal level is detected by CR1, filtered by C3, and applied to one input of the Band 2 lock detector (U1).

The isolation amplifier is a common base amplifier with a gain of -10 dB . An input signal range of +10 to -20 dBm is translated to a 0 to -30 dBm range into the mixer so the mixer will be in its linear range for all signal input levels. The amplifier peaks slightly near 1 GHz to overcome an increase in mixer conversion loss at these frequencies.

## MIXER OPERATION

The local oscillator (LO) is applied to the IF terminal and the IF is removed from the LO terminal. This swap allows the mixer (MX1) to be unbalanced and act as a low loss attenuator for signals between 10 MHz and 200 MHz where no mixing is necessary. The mixer has a nominal 400 MHz LO for signals between 200 MHz and 600 MHz ; and has a nominal 800 MHz LO for signals between 600 MHz and 1 GHz . A 980 MHz LO allows operation with input signals to 1160 MHz .

## IF AMPILIFIER

The output of the mixer drives an IF amplifier through a 7 section, 200 MHz low-pass filter. The IF amplifier is a "feedback pair" amplifier whose gain is stabilized by feedback, to be equal to 24 dB . Inductor L6 is used to extend the high frequency response to 200 MHz . The 1 pF capacitor (C26) between R34 and R35 is a low pass filter to reduce the 1200 to 1500 MHz LO harmonics that reach the IF amplifier.

## BAND 2 LOCK DETECTOR

The IF amplifier output goes to the signal select circuit and to the Band 2 Lock Detector. The Band 2 Lock Detector has a voltage proportional to the IF level on the positive input, and a voltage proportional to the RF signal on the Negative input. The conversion gain from RF input to IF amplifier output is a +6 dB for all valid signals, and less than -6 dB for all spurious signals. The output of U 1 is positive only when a valid IF signal is present. A small offset is added by R12 and R13 to guarantee a non lock condition when no signal is present. Resistor R90 provides about 1dB of positive feedback to prevent eratic output from noise at the point of threshold.

## LO BUFFER

The VCO signal from the Band 3 Converter (A201A, J2) enters on J1. The signal goes through a 6 dB attenuator (R111, R112, R114), and a low pass filter (L1, C63, C64 to attenuate high order harmonics), and is terminated by a 51 ohm resistor ( R 16 ). Two high input impedance signal splitters ( $\mathrm{Q} 2, \mathrm{Q} 3$ ) get their input signals from R16. Q2 and Q3 operate on the same basic principal. One output is taken from the emitter (acting as an emitter follower) which provides unity gain for the input signal. The AC terminating impedance on the emitter is adjusted to be 50 ohms so the amplifier will act as a unity gain amplifier for the 50 ohm load which terminates the collector when a coax cable is connected. U2 has an additional transformer (T1) in its collector lead to increase the signal output to J 3 by about 4 dB .

## DIVIDE-BY-TWO

The emitter output of Q3 drives the input of a divide-by-two IC (U3). The impedance is held at 50 ohms by two terminating/biasing resistors (R61, R62). The resistors keep the input bias to U3 below the emittercoupled logic (ECL) low level (approx. -2.0 V ). The microprocessor enables self-test by putting a low level signal on pin 5 of the PIA (U2). This turns on Q13, and raises the voltage at U3 pin 7 to the center of an ECL signal (approx. -1.2 V ). This allows U3 to divide the input signal by two. The output of U3 goes to the signal select circuits.

## LO SELECT

The signal from the emitter of Q2 drives the LO select circuitry. The LO provides one (of three) signals to the mixer (MX1). In Band 2A a bias current is generated to unbalance the mixer and allow signals below 190 MHz to pass. In Band 2B a 370 MHz or 425 MHz LO signal is generated that will mix with signals of 200 to 600 MHz , and provide the 10 to 200 MHz IF signal desired. In Band 2 C a $750 \mathrm{MHz}, 850 \mathrm{MHz}$ or 980 MHz LO signal is generated to mix with input signals between 600 MHz and 1160 MHz to provide the desired IF signal.

In Band 2A, the 3ma current to bias mixer MX1 is generated when 012 is turned on by the PIA, to apply +12 V to MX1 through R57. This will allow signals to pass that are less than the cutoff frequency of the low pass filter ( 200 MHz ). The LO signal to mixer MX2 from Q 2 is not allowed to pass MX2 because of the inherent balance of the mixer. No signal can enter pin 2 of MX 2 because $\mathbf{Q 7}$ has been saturated, removing bias from buffer Q5, and shunting any RF signals to ground.

When Band 2B is selected, Q 12 is turned off thus balancing mixer $\mathrm{MX1;} \mathbf{Q 6}$ is turned on to unbalance mixer MX2. With MX2 unbalanced, the LO signal from $\mathbf{Q 2}$ can pass through MX2 and be amplified by Q10 and Q11, and be applied to mixer MX1.

When Band 2C is selected both Q6 and Q12 are off, and both mixers are balanced. In this mode Q7 is shut off and an LO signal is applied to pin 1 and 2 of $M X 2$. The sum output of MX2 is selected by a DC blocking capacitor (C31). This sum (that is two times the incoming LO frequency) is amplified by Q10 and Q11 and applied to MX1.

The Q10 and Q11 amplifier is a series shunt pair. Q10 applies most of the RF input signal across the emitter resistor R47. This determines the transistor emitter current, which will be the collector current if the output is terminated in a low impedance. Q11 is used as a current-to-voltage converter. The output voltage of this converter is the product of the input current times the feedback resistor (R51). Since the input of this stage is a summing junction, it appears very close to zero ohms to the previous stage, Q 10 . The voltage gain of the two transistors can be approximated by R51/R47, which is about 3 or 10 dB . Since the gain required at 800 MHz is slightly greater than required at 400 MHz , a low pass matching network (consisting of L 2 and C 20 peaks the output signal current to $\mathrm{MX1}$ at 800 MHz . The remaining components around Q10 and Q11 are used to bias the transistors. Shunt biasing is used to provide collector bias voltages of 3.4V for Q10, and 4.7V for Q11.

## OPTION SELECTION

Provision has been made on this assembly for a set of jumpers that will let the microprocessor know when it has the components required for a $548 \mathrm{~A}(26.5 \mathrm{GHz})$ counter, and if it has an extended frequency option (Option 06). These jumpers are read by the microprocessor when the counter is turned on, and will select micro code which is applicable only when those options are available. A jumper from E1 to E3 (from pins 8 and 9 on the PIA U2) indicate that this is a 548A counter. A jumper from E2 to E4 indicates that Option 06 (Band 4 ) has been installed.


Figure 109a. Band 2 Converter Block Diagram

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \hline \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A109 | Band 2 Converter Assy | 2020139-03 | 1 | EIP | 34257 |
| C1 | Cer, . $01 \mu \mathrm{~F}, 10 \%$, 100 V | 2150014-00 | 9 | 6123X7R103KA100 | 26654 |
| C2 C 3 | C1 ${ }_{\text {Cer }} 001 \mu \mathrm{~F} 10 \%, 100 \mathrm{~V}$ |  |  |  |  |
| C3 | Cer, . $001 \mu \mathrm{~F} 10 \%$, 100V | 2150015 | 11 | 6183X7R102KA100 | 26654 |
| thru |  |  |  |  |  |
| C6 | C1 |  |  |  |  |
| C7 | Mica, 100pF, 5\%,500V | 2260034 | 3 | FD101J03 | 72136 |
| C8 | Disc, . $001 \mu \mathrm{~F}, 20 \%$, 1 KV | 2150001 | 8 | SGA. D10 | 56289 |
| C9 | Disc, $.01 \mu \mathrm{~F}, 20 \%, 100 \mathrm{~V}$ | 2150003 | 11 | TG - S10 | 56289 |
| C10 | C8 |  |  |  |  |
| C11 | C8 |  |  |  |  |
| C12 | C7 |  |  |  |  |
| C13 | C8 |  |  |  |  |
| C14 | C7 |  |  |  |  |
| C18 | C3 |  |  |  |  |
| C19 | C8 |  |  |  |  |
| C20 | Mica, 1pF, 5\%, 500V | 2260005 | 2 | CD010C03 (2260015) | 56289 |
| C21 | Mica, 18pF, 5\%, 500V, NOM - S.A.T | 2260999 | 3 | CD180J03 | 56289 |
| C22 | Mica, $33 \mathrm{pF}, 5 \%, 500 \mathrm{~V}$, NOM - S.A.T. | 2260999 | 2 | ED330103 (2260021) | 56289 |
| C23 |  |  |  |  |  |
| C24 C25 | Mica, 27pF, 5\%,500V NOM S.A.T. | 2260999 | 1 | CD180J03 | 56289 |
| C26 | C20 |  |  |  |  |
| C27 | Not Used |  |  |  |  |
| C28 | C1 |  |  |  |  |
| C29 | C9 |  |  |  |  |
| C30 | C1 C3 |  |  |  |  |
| C32 | C3 |  |  |  |  |
| C33 | C1 |  |  |  |  |
| C34 |  |  |  |  |  |
| C36 | C3 |  |  |  |  |
| C37 | C9 |  |  |  |  |
| C38 | C3 |  |  |  |  |
| C39 C40 | Tant, $100 \mu \mathrm{~F}, ~ 20 \%, ~ 6.3 V$ C9 | 2300024 | 1 | TAG20-47/6.3-50 | 14433 |
| C41 | Mica, 22 $\mathrm{F}, 5 \%$, 500 V | 2660017 | 1 | ED220103 | 72136 |
| C42 | Mica, 47pF, 5\%, 500V | 2260004 | 1 | DM10-4701 | 72136 |
| C43 | Tant, 33 F , 10\%, 10 V | 2300015 | 6 | TAG20-33/10-50 | 14433 |
| C45 | C43 |  |  |  |  |
| C46 | C8 |  |  |  |  |
| C47 |  |  |  |  |  |
| C49 | C9 |  |  |  |  |
| C50 | Tant, 10 ${ }^{\text {F }}$, 20\%, 25V | 2300029 | 3 | TAG20-10/25 | 14433 |
| C52 | c9 |  |  |  |  |
| C53 | C9 |  |  |  |  |
| C54 | Mica, 18pF, 5\%,500V | 2260015 | 1 | CD 180.J03 | 56289 |
| C55 C56 | C8 C8 |  |  |  |  |
| C57 | C50 |  |  |  |  |


| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| C58 | C43 |  |  |  |  |
| C59 | C9 |  |  |  |  |
| C60 | C43 |  |  |  |  |
| C61 | C50 |  |  |  |  |
| C62 | C43 |  |  |  |  |
| C63 | $\begin{aligned} & \text { Mica, 8pF, 5\%, 500V } \\ & \text { C63 } \end{aligned}$ | 2660011 | 2 | CD080J03 | 56289 |
| CR1 | Mix UHF | 2710038 | 3 | ND4991 | 00005 |
| CR2 | Not Used |  |  |  |  |
| CR3 | CR1 |  |  |  |  |
| CR4 | General Purpose | 2704154 | 3 | 1N4154 | 07263 |
| CR5 | CR4 |  |  | - .. |  |
| thru |  |  |  |  |  |
| CR10 | Not Used |  |  |  |  |
| CR11 | CR4 |  |  |  |  |
| CR12 | CR1 |  |  |  |  |
| L1 |  |  |  |  |  |
| ${ }^{\text {thru }}$ |  |  |  |  |  |
| $L 6$ | Inductor, 0.47 = H | 3510006 | 1 | DD - 0.47 | 99800 |
| L7 | L1 |  |  |  |  |
| L8 | L1 |  |  |  |  |
| MX1 | Balanced Mixer | 2030016 | 2 | TFM-12 |  |
| MX2 | MX1 |  |  |  |  |
| 01 | NPN, RF | 4710030 | 8 | BFR-90 | 04713 |
| 02 | Q1 |  | 8 | BFR-90 | 04713 |
| Q3 | Q1 |  |  |  |  |
| Q4 | PNP, General Purpose | 4704124 | 1 | 2N4124 | 04713 |
| Q5 | Q1 |  |  |  |  |
| Q6 | PPNP, General Purpose Q1 | 4704126 | 7 | 2N4126 | 04313 |
| Q8 | Q1 |  |  |  |  |
| Q9 | Q1 |  |  |  |  |
| Q10 | NPN,RF, graded | 4710030-02 | 1 | BFR-90 |  |
| Q11 | Q1 |  |  |  |  |
| Q12 | Q6 |  |  |  |  |
| 013 | Q6 |  |  |  |  |
| Q14 | NPN, RF | 4710039 | 2 | A5T4261 | 01295 |
| 015 | NN-Channel, JFET | 4704416 | 1 | 2N4416 | 04713 |
| Q16 | Q6 |  |  |  |  |
| Q17 | Q6 |  |  |  |  |
| Q18 | 014 |  |  |  |  |
| 019 | Q6 |  |  | - |  |
| 020 | Q6 |  |  | . |  |
| R1 | Comp, 150, 5\%, 1/8 W | 4000151 | 1 | RC05GF151J | 81349 |
| R2 | Met Ox, 75, 2\%, 1/4 W | 4130750 | 1 | C4/2\%/75 | 24546 |
| R3 | Comp, 1.1K, 5\%, 1/4 W | 4010112 | 1 | RC07GF112J | 81349 |
| R4 | Comp, 820, $5 \%, 1 / 4 \mathrm{~W}$ | 4010821 | 3 | RC07GF821J | 81349 |
| R5 | Comp, 33, 5\%, $1 / 8 \mathrm{~W}$ | 4000330 | 1 | RC05GF330J | 81349 |
| R6 | Comp, 51, 5\%, 1/8 W | 4000510 | 1 | RC05GF510J | 81349 |
| R7 | Comp, $10 \mathrm{~K}, 5 \%, 1 / 4 \mathrm{~W}$ | 4010103 | 3 | RC07GF 103J | 81349 |
| R8 | Met Ox, 8.2K, 2\%, $1 / 4 \mathrm{~W}$ | 4130822 | 2 | C4/2\%/8.2K | 81349 |
| R9 | Met Ox, 30K, $2 \%, 1 / 4 \mathrm{~W}$ | 4130303 | 1 | C4/2\%/30K | 24546 |
| R10 | Met Ox, 43K, $2 \%, 1 / 4 \mathrm{~W}$ | 4130433 | 2 | C4/2\%/43K | 24546 |
| R11 | Comp, 43K, 5\%, 1/4 W | 4010433 | 1 | RC07GF433J | 81349 |
| R12 | Met Ox, S.A.T., Nom, 15K | 4130999 | 1 | C4/2\%/15K | 24546 |
| R13 | Met Ox, 12, 2\%, 1/4 W | 4130120 | 1 | C4/2\%/12 | 24546 |

A109 BAND 2 CONVERTER, continued
2020139-03 - B

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | TYP FSCM NO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R14 | Comp, 36, 5\%, $1 / 4 \mathrm{~W}$ | 4010360 | 1 | RC07GF36J | 81349 |
| R15 | Comp, 11, 5\%, $1 / 4 \mathrm{~W}$ | 4010110 | 2 | RC07GF110J | 81349 |
| R16 | Met Ox, 51, 2\%, 1/4 W | 4130510 | 2 | C4/2\%/51 | 24546 |
| R17 | Comp, 1K, 5\%, 1/4 W | 4010102 | 5 | RC07GF102J | 81349 |
| R18 | Met Ox, 820, 2\%, 1/4W | 4130821-00 | 3 | C4/2\%/820 | 24546 |
| R19 | R15 |  |  |  |  |
| R20 | R17 |  |  |  |  |
| R21 | Comp, 220, 5\%, 1/4 W | 4010221 | 2 | RC07GF221J | 81349 |
| R22 | Comp, 20K, 5\%, 1/4 W | 4010203 | 1 | RC07GF203J | 81349 |
| R23 | R4 |  |  |  |  |
| R24 | Comp, 10, 5\%, 1/8 w | 4010100 | 11 | RC07GF100J | 81349 |
| R25 | Met $\mathrm{Ox}, 750,2 \%, 1 / 4 \mathrm{~W}$ | 4130751 | 2 | C4/2\%/750 | 24546 |
| R26 | Comp, 11k, 5\%, 1/4 W | 4010113 | 3 | RC07GF 113 J | 81349 |
| R27 | Met Ox, 4.7K, 2\%, 1/4 W | 4130472 | 1 | C4/2\%/4.7K | 24546 |
| R28 | Met Ox, 33, 2\%, 1/4 W | 4130330 | 2 | C4/2\%/33 | 24546 |
| R29 | Comp, 4.7K, 5\%, 1/4 W | 4010472 | 2 | RC07GF472J | 81349 |
| R30 | R26 |  |  |  |  |
| R31 | Comp, 8.2K, 5\%, 1/4 W | 4010822 | 2 | RC07GF822J | 81349 |
| R32 |  |  |  |  |  |
| R33 | R7 |  |  |  |  |
| R34 | Met Ox, 27, 2\%, 1/4 W | 4130270 | 1 | C4/2\%/27 | 24546 |
| R35 | Met Ox, 24, 2\%, 1/4 W | 4130240 | 1 | C4/2\%/24 | 24546 |
| R36 | R24 |  |  |  |  |
| R37 | Comp, 10, 5\%, $1 / 8 \mathrm{~W}$ | 4000100 | 1 | RC05GF 100J | 81349 |
| R38 | R17 |  |  |  |  |
| R39 | R18 |  |  |  |  |
| R40 | R18 |  |  |  |  |
| R41 | R24 |  |  |  |  |
| R42 | R16 |  |  |  |  |
| R43 | R24 |  |  |  |  |
| R44 | Comp, 910, 5\%, 1/4 W | 4010911 | 1 | RC07GF911J | 81349 |
| R45 | Comp, 3.9K, 5\%, 1/4 W | 4010392 | 3 | RC07GF392J | 81349 |
| R46 | Comp, 27K, 5\%, 1/4 W | 4010273 | 1 | RC07GF273J | 81349 |
| R47 | R28 |  |  |  |  |
| R48 | Comp, 3.3K, 5\%, 1/4 W | 4010332 | 1 | RC07GF332j | 81349 |
| R49 | Comp, 390, 5\%, 1/4 W | 4010391 | 1 | RC07GF391J | 81349 |
| R50 | Comp, 13K, 5\%, 1/4 W | 4010133 | 1 | RC07GF 133J | 81349 |
| R51 | Met Ox, 120, 2\%, 1/4 W | 4130121 | 1 | C4/2\%/120 | 24546 |
| R52 | R24 |  |  |  |  |
| R53 | R31 |  |  |  |  |
| $R 54$ | R26 |  |  |  |  |
| R55 | R25 |  |  |  |  |
| R56 | R24 |  |  |  |  |
| R57 | Met Ox, 3.9K, 2\%, 1/4 W | 4130392 | 4 | C4/2\%/3.9K | 24546 |
| R58 | R17 |  |  |  |  |
| $R 59$ | R45 |  |  |  |  |
| R60 | R12 |  |  |  |  |
| R61 | Met Ox, 82, 2\%, 1/4 W | 4130820 | 1 | C4/2\%/82 | 24546 |
| R62 | Met Ox, 130, 2\%, 1/4 W | 4130131 | 2 | C4/2\%/130 | 24546 |
| R63 | Comp, 510, 5\%, 1/4 W | 4010511 | 1 | RC07GF511J | 81349 |
| R64 | Comp, 51, 5\%, 1/4 W | 4010510 | 2 | RC07GF510J | 81349 |
| R65 | Comp, 200, 5\%, 1/4 W | 4010201 | 1 | RC07GF201J | 81349 |
| R66 | Comp, 160K, 5\%, 1/4 W | 4010164 | 1 | RC07GF160K | 81349 |
| R67 | Met Ox, 1.8K, 2\%, 1/4 W | 4130182 | 1 | C4/2\%/1.8K | 24546 |
| R68 R69 | R24 Met $\mathrm{Ox}, 510,2 \%, 1 / 4 \mathrm{~W}$ | 4130511 |  | C4/2\%/510 |  |
| R70 | Met Ox, S.A.T. Nom 1.2K | 4130999 | 1 | C4/2\%/510 C4/2\%/1.2K | 24546 24546 |
| R71 | R29 |  |  |  |  |
| R72 | R24 |  |  |  |  |


| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R73 R74 R75 | $\begin{aligned} & \text { Comp, 1M, 5\%, 1/4 W } \\ & \text { R64 } \\ & \text { R73 } \end{aligned}$ | 4010105 | 2 | RC07GF105J | 81349 |
| R76 | Met Ox, 2.2K, 2\%, 1/4 W | 4130222 | 3 | C4/2\%/2.2K | 24546 |
| R77 | R57 |  |  |  |  |
| R78 | Comp, 5.6K, 5\%, 1/4 W | 4010562 | 1 | RC07GF562J | 81349 |
| R79 | Comp, 3.6K, 5\%, 1/4 W | 4010362 | 3 | RC07GF362J | 81349 |
| R80 | Met Ox, $7.5 \mathrm{~K}, 2 \%, 1 / 4 \mathrm{~W}$ | 4130752 | 3 | C4/2\%/7.5K | 24546 |
| R81 | R76 |  |  |  |  |
| R82 | R24 |  |  |  |  |
| R83 | Met Ox, 200, 2\%, 1/4 W | 4130201 | 3 | C4/2\%/200 | 24546 |
| R84 | R57 |  |  |  |  |
| R85 | Met Ox, 330, 2\%, 1/4 W | 4130331 | 1 | C4/2\%/330 | 24546 |
| R86 | Comp, 6.8K, 5\%, 1/4 W | 4010682 | 2 | RC07GF682J | 81349 |
| R87 | R79 |  |  |  |  |
| R88 | R80 |  |  |  |  |
| R89 | R8 |  |  |  |  |
| R90 | Comp, 75K, 5\%, 1/4 W | 4010753 | 1 | RC07GF753J | 81349 |
| R91 | Met Ox, 33K, 2\%, 1/4 W | 4130333 | 1 | C4/2\%/33K | 24546 |
| R92 | Met Ox, 160, 2\%, 1/4 W | 4130161 | 1 | C4/2\%/161 | 24546 |
| R93 | R21 |  |  |  |  |
| R94 | Met Ox, S.A.T. | 4130999 | 2 | C4/2\%/12 | 24547 |
| $\mathrm{R95}$ | R94 |  |  |  |  |
| R96 | R83 |  |  |  |  |
| R97 | R83 |  |  |  |  |
| R98 | R57 |  |  |  |  |
| R99 | R86 |  |  |  |  |
| R100 | R79 |  |  |  |  |
| R101 | R80 |  |  |  |  |
| R102 | R10 |  |  |  |  |
| R103 | R76 |  |  |  |  |
| R104 | Comp, 180, 5\%, $1 / 4 \mathrm{~W}$ | 4010181 | 1 | RC07GF181J | 81349 |
| R105 | R24 |  |  |  |  |
| R106 R107 | $\begin{aligned} & \text { Met Ox, 91, 2\%, } 1 / 4 \mathrm{~W} \\ & \mathrm{R} 62 \end{aligned}$ | 4130910 | 1 | C4/2\%/91 | 24546 |
| R108 | R24 |  |  |  |  |
| R109 | R69 |  |  |  |  |
| R110 | R17 |  |  |  |  |
| R111 | Comp, 160, 5\%, $1 / 4 \mathrm{~W}$ | 4010161 | 2 | RC07GF161J | 81349 |
| R112 | R111 |  |  |  |  |
| R113 | Met Ox, 20, 2\%, 1/4 W | 4130200 | 1 | C4/2\%/9.1K | 24546 |
| R114 | Met Ox, 2K, 2\%, 1/4 W | 4130202 | 2 | C4/2/2K | 24546 |
| R115 | R114 |  |  |  |  |
| $\begin{aligned} & \text { R116 } \\ & \text { R1117 } \end{aligned}$ | $\begin{aligned} & \text { Met Ox, 9.1K, 2\%, } 1 / 4 \mathrm{~W} \\ & \text { R116 } \end{aligned}$ | 4130912 | 2 | C4/2\%/9.1K | 24546 |
| R118 | Comp, $300 \Omega 5 \%, 1 / 4 \mathrm{~W}$ | 4010301 | 1 | RC07GF301J | 81349 |
| $\begin{aligned} & \text { R119 } \\ & \text { R120 } \end{aligned}$ | $\begin{aligned} & \text { R45 } \\ & \text { R4 } \end{aligned}$ |  |  | RC07GF301J | 81349 |
| R121 | Comp, 56, 5\%, $1 / 4 \mathrm{~W}$ | 4010560 | 1 |  | 81349 |
| R122 | Comp, $100 \Omega, 5 \%, 1 / 4 \mathrm{~W}$ | 4010101 | 1 | RC07GF100J | 81349 |

A109 BAND 2 CONVERTER, continued
2020139-03 - B



2020139-00-A/F


NOTE: When U3 is MC1690L - Use $300 \Omega$ resistor for R60 When U3 is 11 C 06 DC - Use $560 \Omega$ resistor for R60

The Front Panel Display and Keyboard assembly (A110) is divided into two functional sections.

- Numeric display and annunciators
- Keyboard


## NUMERIC DISPLAY AND ANNUNCIATORS

This section of the assembly contains twelve common anode 7 -segment numeric display units (DS1-DS12), two green LED's (DS37 and DS38), and a maximum of twenty-four yellow LED's (DS13-DS36).

The twelve 7 -segment LED's are mounted side-by-side, with space between each third digit from the right. The corresponding cathode segments of the 7 -segment LED's are connected, and the drive signals come from the segment drivers Q 3 through Q10. The signals to drive the digits come from the digit drivers located on the Front Panel Logic board (A111).

The twenty-four yellow LED's (DS13-DS36) are divided into three groups of 8 LED's each. The anodes of all LED's in each group are connected. The cathode of each LED in a group are connected to one of the segment drivers ( $03-010$ ). With this arrangement each group of annunciator lights can be regarded as similar to one 7 -segment LED. The digit drives for the 3 groups of annunciator lights also come from the Front Panel Logic board (A111).

The two green LED's (DS37 and DS38) are driven by Q1 and Q2. When these LED's light they indicate that GATE and CONVERTER SEARCH are in operation.

## KEYBOARD

This section of the assembly makes provision for a maximum of 25 (single-pole double-throw) switches, of which only 21 are used. The switches are arranged in a 4 row by 6 column matrix, with the extra switch taking the row 4 column 7 position. The columns are connected to +5 V through the resistor network (RN1) on the Front Panel Logic board (A111).

The keyboard is continuously scanned. The signals scanning the keyboard are derived from A111. To scan the keyboard the 4 rows are grounded sequentially. When a row is grounded, and a key in that row is pushed, one of the columns will be grounded. This information is sent to the A111 board where key debouncing is performed.

PAGE BLANK INTENTIONALLY

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { A110 } \\ & \text { Q1 } \end{aligned}$ | Front Panel Display \& Keyboard | 2020140-01 | 1 | EIP | 34257 |
| Q10 | PNP, Amp. | 4710019 | 10 | MPS - D55 | 04713 |
| R1 | Comp, 4.7K, 5\%, 1/4 W | 4010472 | 2 | RC07GF472J | 81349 |
| R2 | Comp, 130, 5\%, 1/4 W | 4010131 | 2 | RC07GF131J | 81349 |
| R3 | R1 |  |  |  |  |
| R4 | R2 |  |  |  |  |
| R5 | Comp, 240, 5\%, 1/4 W | 4010241 | 8 | RC07GF241J | 81349 |
| R6 | Comp, 18, 5\%, 1/4 W | 4010180 | 8 | RC07GF 180J | 81349 |
| R7 | R5 |  |  |  |  |
| R8 | R6 |  |  |  |  |
| R9 | R5 |  |  | . . .-- |  |
| R10 | R6 |  |  |  |  |
| R11 | R5 |  |  |  |  |
| R12 | R6 |  |  |  |  |
| R13 | R5 |  |  |  |  |
| R14 | R6 |  |  |  |  |
| R15 | R5 |  |  |  |  |
| R16 | R6 |  |  |  |  |
| R17 | R5 |  |  |  |  |
| R18 | R6 |  |  |  |  |
| R19 | R5 |  |  |  |  |
| R20 | R6 |  |  |  |  |
| DS1 <br> thru |  |  |  |  |  |
| DS12 | LED, Numeric, Red | 2800004 | 12 | HP5082-7730 | 28480 |
| DS13 |  |  |  |  |  |
| DS36 | LED, Lamp, Yel | 2800020 | 24 | MV57124 | 50522 |
| DS37 | LED, Lamp, Grn | 2080018 | 2 | MV5274 | 50522 |
| DS38 | DS37 |  |  |  |  |
| S1 |  |  |  |  |  |
| S2 |  |  |  |  |  |
| thru | Not Used |  |  |  |  |
| S6 |  |  |  |  |  |
| S25 | Switch, Mon, SPDT | 4500013 | 21 | REK |  |
| P1 | 9 pin Recept. | 2620065 | 1 | 22-14-209 | 0000A |
| P2 | 17 pin Recept. | 2620067 | 1 | 22.14-2171* | 0000A |
| P3 | 13 pin Recept. | 2620066 | 1 | 22-14-212 | 0000A |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |



Figure 110a. Front Panel Display and Keyboard Component Locator


The Front Panel Logic assembly (A111) contains logic circuitry for control of two functions.

- DISPLAY CONTROL
- KEYBOARD CONTROL

The $+5 \vee$ power supply to the front panel assemblies (A110 and A111) is regulated by a voltage regulator that is located behind the A111 board. For heatsinking purposes, this voltage regualtor is mounted on the chassis. Please refer to figure 111b. Front Panel Logic block diagram on page 111-3.

## DISPLAY CONTROL

The twelve 7 -segment LEDs and the three groups of annunciator lights on A110 are multiplexed. To turn on a particular segment in a digit, both the digit driver for that digit and the segment driver for that segment must be on.

The display logic is in constant operation in either the self-scan mode or the memory update mode.

## SELF-SCAN MODE

This is the normal operating mode. In this mode the display scan clock is clocking the display counter (U6). The state of the display counter determines which digit will be turned on.

The state of the display counter is decoded by 4 to 16 line multiplexer (U2), and the appropriate digit driver is turned on. At this time the display memory (U7 and U8) is read, and the on/off information (stored in the display memory for that specific digit), turns the segment drivers (A110) on or off.

The display intensity is controlled by varying the duty cycle of the multiplexing., This is done by varying the resistance of the potentiometer (R4) which, in turn, varies the length of time the decoder (U2) and the display memories (U7, U8) are disabled between each scan clock cycle.

At the start of each gate operation the GATE light control is triggered, and the GATE LED lights for the length of the GATE.

## MEMORY UPDATE MODE

In this mode the multiplexer logic is disabled by setting the display scan/update control line (PA4) to logic 0 . The microprocessor controlled clock (clock, PA1) is used to clock the display counter(U6).

Before updating the display memory (U7 and U8), the display counter is cleared by setting the clear/load control line (PA5) to logic 1, and clocking the clock input of U6. Update mode timing is illustrated in figure 111a.

## KEYBOARD CONTROL

When the keyboard is not being read by the microprocessor, the Keyboard READ/ $\overline{\text { SCAN }}$ control line (PAO) is at logic 0. All the outputs of the shift register are at logic 0 . If no key on the keyboard is pushed, all the inputs to the 8 -input NAND gate (U13) are at logic 1 level. When a key is pushed, the column containing that key will be grounded. The output of U 13 goes to logic 1 and C 7 (in the debounce circuit ) starts to discharge. When the voltage across C 7 reaches approximately +0.7 V above ground, the debounce circuit will trigger the interrupt input on the PIA (U11, pin 18) indicating that a key is being pushed.


Figure 111a. Memory Update Mode Sequence

## READ KEYBOARD

When the microprocessor needs to read the keyboard, a logic 1 is put on the keyboard READ/ $\overline{\text { SCAN }}$ control line (PA0). This enables the data buffer (U9). A 0111 is then loaded into the shift register (U3) by putting a logic 1 on the CLEAR/LOAD control line (PA5) and clocking the clock input of U3..The logic 0 at the output of the shift register (U3) is shifted through the shift register once. The microprocessor reads the keyboard row and column information with the logic 0 at each of the 4 outputs of U3 to determine the coordinate of the key pushed. After the keyboard is read, the keyboard READ/ $\overline{\text { SCAN }}$ line is returned to logic 0 .


Figure 111b. Front Panel Logic Block Diagram

A111 FRONT PANEL DRIVER

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO: } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A111 | Front Panel Driver Assy | 2020191 | 1 | EIP | 34257 |
| C1 | Tant, 0.1 F , 10\%, 35V | 2300020 | 1 | TAPA . 10 M 35 | 14433 |
| C2 | Cer., . $002 \mu \mathrm{~F}, 20 \%$, 1 KV | 2150005 | 2 | TG - S20 | 56289 |
| C3 |  |  |  |  |  |
| C4 | Not Used |  |  |  |  |
| C5 | Tant, $47 \mu \mathrm{~F}, 20 \%$, 16V | 2300025 | 1 | TAPA 47M16 | 14433 |
| C6 | Tant, $2.2 \mu \mathrm{~F}, 20 \%$, 16V | 2300012 | 1 | TAPA 2.2M16 | 14433 |
| C7 | Tant, $22 \mu \mathrm{~F}, 20 \%$, 16 V | 2300030 | 1 | TAPA 22M16 | 14433 |
| C8 | Tant, $33 \mu \mathrm{~F}, 20 \%, 35 \mathrm{~V}$ | 2310031 | 1 | TAPA .33M16 | 14433 |
| C9 | Tant, $33 \mu \mathrm{~F}, 20 \%$, 10 V | 2300015 | 1 | TAPA 33M16 | 14433 |
| C10 |  |  |  |  |  |
| C15 | Cer., , $01 \mu \mathrm{~F}, 20 \%, 100 \mathrm{~V}$ | 2150003 | 6 | TG - S10 | 56289 |
| CR1 | General Purpose | 2704154 | 1 | IN4154 | 07263 |
| J1 | 9 Pin Male | 2620062 | 1 | 22-03-2091 | 00008 |
| J2 | 17 Pin Male | 2620064 | 1 | 22-03-2171 | 0000B |
| J3 | 13 Pin Male | 2620063 | 1 | 22-03-2131 | 00008 |
| J4 | 4 Pin, FR. LOCK | 2620068 | 1 | 640456-4 | 74868 |
| J5 | 3 Pin | 2620121 | 1 | 640456-3 | 74868 |
| P2 | 26 Pin, Right Angle | 2620131 | 1 | 3493-1002 | 76381 |
| 01 thru |  |  |  |  |  |
| Q15 | PNP, Power | 4710027 | 15 | MPS - D54 | 04713 |
| 016 | NPN, General Purpose | 4704124 | 2 | 2N4124 | 04713 |
| 017 | Q16 |  |  |  |  |
| R1 | Comp, 10K, 5\%, 1/4W | 4010103 | 2 | RC07GF 103J | 81349 |
| R2 | Comp, 220,5\%, 1/4W | 4010221 |  | RC07GF 221J | 81349 |
| R3 | Comp, 75K, 5\%, 1/4W | 4010753 | 1 | RC07GF753J | 81349 |
| R4 | Variable, Cer., 200 K | 4250022 | 1 | 72XR200 | 73138 |
| R5 | Comp, 120K, 5\%, 1/4W | 4010124 | 1 | RC07GF 124J | 81349 |
| R6 | Comp, 2.4K, 5\%, 1/4W | 4010242 | 1 | RC07GF242J | 81349 |
| R7 thru |  |  |  |  |  |
| R21 | Comp, 1K, 5\%, 1/4W | 4010102 | 15 | RC07GF102J | 81349 |
| R22 | Not Used |  |  |  |  |
| R23 | Comp, 15K, 5\%, 1/4W | 4010153 | 1 | RC07GF153J | 81349 |
| R24 | Comp, 390, 5\%, 1/4W | 4010391 | 1 | RC07GF391J | 81349 |
| R25 | Comp, 200, 5\%, 1/4W | 4010201 | 1 | RC07GF201J | 81349 |
| R26 | Comp, 820,5\%, 1/4W | 4010821 | 1 | RC07GF821J | 81349 |
| R27 |  |  |  |  |  |
| R28 R29 | Not Used Comp, 2.2K, 5\%, 1/4W | 4010222 | 1 | RC07GF222J | 81349 |
| R30 | Not Used |  |  | RC07GF222 |  |
| R31 | Comp, 27K, 5\%, 1/4W | 4010273 | 1 | RC07GF273J | 81349 |
| R32 thru |  |  |  |  |  |
| R34 | Comp, 39K, 5\%, 1/4W | 4010393 | 3 | RC07GF393J | 81349 |
| RN1 | Network, 10K | 4170003 | 2 | 785-1-R10K | 32997 |
| RN2 | RN1 |  |  |  |  |
| RN3 | Network, 10K | 4170004 | 1 | 784-1-R10K | 32997 |



Figure 111c. Front Panel Component Locator


Figure 111d. Front Panel Logic Schematic

The A203 Microwave Converter consists of three sub-assemblies.

- A201A Voltage Control Oscillator
- A201B IF Amplifier
- A202 Microwave (yig)


## CAUTION

Disassembly of the A202 Microwave assembly, or removal of it from the A201A VCO or A201B IF Amplifier will void the EIP warranty.

The assembly drawing and schematic for both the VCO and IF circuits are included only for reference. The entire A203 assembly must be tested as a complete unit to ensure proper performance of the counter. Repair of the A202 Microwave assembly can only be done at the factory. The VCO and IF Amplifier boards require special test equipment, therefore field repair is not recommended.

The Band 3 Converter is a complete microwave subsystem (see Figure 203-1) which converts an input signal in the 1 to $18 \mathbf{( 2 6 . 5 ) ~ G H z}$ range down to an IF of 125 MHz . Down conversion is achieved in this heterodyne system by combining the input signal with a harmonic of a precisely known reference signal (FVCO). The mixer then produces a signal (FIF) equal to the difference between the input and reference harmonic. If this difference is close to 125 MHz , it is amplified to a level of about 0 dBm and then counted. The input signal is then determined from the equation $F_{I N}=$ NFVCO + FIF. FVCO is set by the instrument program via a phase locked loop located on the converter control board (A108) and is thus known exactly. Harmonics of the VCO are produced by the comb generator and coupled to the mixer. The frequency ranges of the VCO and IF are such that for any VCO frequency and any input frequency, only one harmonic can produce an IF frequency. The YIG filter located between the RF input and the mixer is used to approximatley determine the input frequency and from this information the desired values of $N$, FVCO and $+/-$ are determined.

Two other outputs are obtained from the Band 3 Converter. The first is an analog signal which is a measure of input RF power. The second is a digital signal (IF THRESHOLD) which indicates that an IF signal exists at a level of -3 dBm or greater.


Figure 203-1. Band 3 Microwave Converter Diagram

The VCO Assembly contains three sub-functions as shown in Fig. 201A-1. The VCO consists of a transistor oscillator (Q1), whose frequency is determined by an inductor (L1) and a variable capacitor (CR2). The capacitance of CR2 is determined by the applied tuning voltage at J 3 . For increased stability and noise reduction, an internal voltage regulator ( $\mathrm{R} 3, \mathrm{C} 4, \mathrm{CR} 3$ ) is used.

The second function is performed by a single stage common base amplifier that is broadly tuned and loaded with 50 ohms. The output level is approximately +8 dBm over the range $370-500 \mathrm{MHz}$. This output is the VCO reference.

The third function is performed by a three stage power amplifier consisting of a common base amplifier (Q3) and two class C stages, Q 4 and Q 5 . This amplifier provides approximately 20 dB of gain and 0.6 watts output over the tuning range 400 to 500 MHz . The variable capacitors $\mathrm{C} 17, \mathrm{C} 25$, and C 28 are adjusted to optimize output power and flatness. Output power is switched on or off by the Pin switch CR3, CR4 which is controlled by U 1 . On to off power ratio is in excess of 50 dB .


Figure 201A-1. VCO Block Diagram

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A201A | Voltage Control Oscillator Assy P/O VCO/IF Module Assy 203 | $\begin{aligned} & 2020142 \\ & 2010142 \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { Ref } \end{aligned}$ |  |  |
| C1 C 2 | Cer, $.001 \mu \mathrm{~F}, 10 \%, 100 \mathrm{~V}$ | 2150015 | 16 | 6183X7R102KA 100 | 80031 |
| C3 | Cer, 4.7pF, 25\%, 100V | 2150086 | 1 | 6113COG689DA100 | 80031 |
| C4 | Tant, 33 $\mathrm{F}, 20 \%$, 20V | 23000023 | 1 | TAG20-30/20\% | 14433 |
| C5 | C1 |  |  |  |  |
| C6 | Cer, $6.8 \mathrm{pF}, 25 \%, 100 \mathrm{~V}$ | 2150087 | 1 | 6113COG689DA100 | 80031 |
| C7 thru |  |  |  |  |  |
| C10 | C1 |  |  |  |  |
| C11 | Cer, 100pF, 10\%, 180V | 2150056 | 1 | 6183X7R101KA100 | 80031 |
| C12 | Cer, 33pF, 10\%, 100V | 2150069 | 1 | 6183COG330KA100 | 80031 |
| C13 | C1 |  |  |  |  |
| C14 | Cer, . $01 \mu \mathrm{~F}, 10 \%$, 100V | 2150014 | 4 | 6123X7R103KA100 | 80031 |
| C15 | C1 |  |  |  |  |
| C16 | C14 |  |  |  |  |
| C17 | Var, 2-8pF, 250V | 2350001 | 1 | 10S-T-22-2/8 | O000B |
| C18 |  |  |  |  |  |
| thru |  |  |  |  |  |
| C21 | C1 |  |  |  |  |
| C22 | C14 |  |  |  |  |
| C23 | C14 |  |  |  |  |
| C24 | C1 |  |  |  |  |
| C25 | Var, 5.5, 18pF, 250V | 2350002 | 2 | 10S-T-22-02 | 0000B |
| C26 | C1 |  |  |  |  |
| C 27 | Cer, 22pF | 2150067 | 1 | 6183COG220KA100 | 80031 |
| C28 | C25 |  |  |  |  |
| C29 | C1 |  |  |  |  |
| C30 | X7R, 47pF | 2150039 | 1 | 6113X7R470KA100 | 80031 |
| C31 | Nom. S.A.T. , 5pF | 2260999 | 1 | DM10 | 56289 |
| C32 | Mica, S.A.T. Nom 1pF | 2269999 | 1 |  |  |
| CR1 | Zener, 9.1V | 2730960 | 1 | 1 N960B | 04713 |
| CR2 | Tun, UHF/VHF HYPERABRPT | 2710037 | 1 | ZC800 | 18518 |
| CR3 | Pin | 2710024 | 2 | MA47123 |  |
| CR4 | CR3 |  |  |  |  |
| L1 | Part of Board |  |  |  |  |
| L2 | . $39 \mu \mathrm{H}$ | 3150014 | 1 | 1025-10 | 72259 |
| L3 | $1.0 \mu \mathrm{H}$ | 3150003 | 4 | DD-1.00 | 72259 |
| L4 | L1 |  |  |  |  |
| L5 | Nom. 056, S.A.T. | 3529999 | 1 |  |  |
| L. 6 | Ferrite Bead | 3500011 | 1 | 56-590-65/33 |  |
| L. 7 | $0.1 \mu \mathrm{H}$ | 3510001 | 2 | DD-0.10 | 72259 |
| L.8 | L3 |  |  |  |  |
| L. 9 | L1 |  |  |  |  |
| L10 | L3 |  |  |  |  |
| L.11 | L3 |  |  |  |  |
| L12 | L7 |  |  |  |  |
| Q1 | Microwave Transistor | 4710032 | 3 | NE02137 | 0000S |
| Q2 | Q1 |  |  |  |  |
| Q3 | Q1 |  |  |  |  |
| Q4 | NPN, RF | 4710030 | 1 | BFR-90-MOT | 04713 |
| Q5 | UHF/VHF NPN Power | 4710029 | 1 | NE050391-12 | 0000S |

A201A VOLTAGE CONTROL OSCILLATOR, continued
2020142 - P



2020142 - P

Figure 201A-2. Voltage Controlled Oscillator Component Locator


A201B
IF AMPLIFIER
(2020143)

The IF Amplifier performs three major functions.

- Amplifies the down-converted intermediate IF frequency to $\pm 0 \mathrm{dBm}$.
- Provides a digital threshold output when the IF power exceeds -3dBm.
- Provides an analog signal that is proportional to the total power at the Band 3 input. A gain scaling control alters the output by $15 \mathrm{~dB}(=\times 30)$.

The Microwave assembly mixer output is the input to the IF board. The IF goes through a high pass filter to three similar amplifier stages. Stage 1 consists of transistors Q1 and Q2 operating under closed loop feedback via R4. Resonant peaking of the output at 125 MHz using L 4 and C 8 gives a power gain of 23 dB . Successive stages are similar except that stagger tuning is used for optimum response shape. Inductors L4, L5, and L7 are printed on the circuit board and are adjusted by means of shorting bars placed across portions of the spiral. The IF output signal is sampled by a detector CR3. It's level is compared to a voltage corresponding to -3 dBm . When this level is exceeded, the IF threshold output goes low.

The low frequency signal from the mixer is the current caused by rectification of the input power. This is converted to a voltage in U2. To provide a larger dynamic range, a gain change is made by switching the Field Effect Transistor (FET) Q7, thus lowering the feedback resistor. Assemblies used in -02 converters $(26.5 \mathrm{GHz})$ also include transistors $\mathrm{Q} 8 \& \mathrm{Q} 9$ to translate a TTL input to $\pm 12 \mathrm{~V}$ necessary to drive FET Q10. This circuit sets the mixer bias current to 0 when the VCO power amplifier is enabled.


Figure 201B-1. IF Amplifier Functional Diagram

| A201B IF AMPLIFIER |  |  |  | 2020143- T |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFC NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| A201B | IF Amplifier Assy P/O VCO/IF Mod Assy | $\begin{aligned} & 2020143 \\ & 2010142 \end{aligned}$ | $\begin{aligned} & 1 \\ & \text { Ref } \end{aligned}$ |  |  |
| C1 | Mica, 8pF, 5\%, 500V | 2260011 | 1 | CD080C03 | 56289 |
| C2 | Mica, $100 \mathrm{pF}, 5 \%$, 500 V | 2260034 | 6 | FD101J03 | 72136 |
| C3 | Mica, 12pF, 5\%, 500 V | 2260013 | 2 | CD120J03 | 56289 |
| C4 | Cer, . $01 \mu \mathrm{~F}, 20 \%$ | 2150003 | 7 | TG - S10 | 56289 |
| C5 | Not Used |  |  |  |  |
| C6 | Cer, . $01 \mu \mathrm{~F}, 20 \%$, 100V | 2150003 | 6 | TG - S10 | 56289 |
| C7 | C4 |  |  |  |  |
| C8 | Mica, 33pF, NOM S.A.T. | 2269999 | 1 | CD10 | 56289 |
| C9 | C2 |  |  |  |  |
| C10 | C4 |  |  |  |  |
| C11 | C4 |  |  |  |  |
| C12 | Mica, S.A.T., 47pF, 5\%, NOM | 2269999 | 1 | DM - 10 | 72136 |
| C13 | C2 |  |  |  |  |
| C14 | C4 |  |  |  |  |
| C15 | Tant, $10 \mu \mathrm{~F}, 20 \%$, 25 V | 2300029 | 2 | TAG20-10/25(M) | 14433 |
| C16 | Mica, 39pF, 5\%, | 2260023 | 1 | CD10ED390J03 | 56289 |
| C17 | C2 |  |  |  |  |
| C18 | C2 |  |  |  |  |
| C19 | C4 |  |  |  |  |
| C20 | C15 |  |  |  |  |
| C21 | Not Used |  |  |  |  |
| C22 | C2 |  |  |  |  |
| C23 | Cer, $.001 \mu \mathrm{~F}, 10 \%, 100 \mathrm{~V}$ | 2150015 | 1 | UR20205100X7R102K | 80031 |
| CR1 | Hot Carrier | 2710004 | 2 | FH1100 | 07263 |
| CR2 CR3 | CR1 | 2710038 | 1 | ND4991 | 21843 |
| L1 | Inductor, $0.1 \mu \mathrm{H}$ | 3510001 | 1 | DD - 0.10 | 72259 |
| L2 | Inductor, $0.47 \mu \mathrm{H}$ NOM S.A.T. | 3510999 | 1 | DD - 0.47 | 72259 |
| L3 | Inductor, 082 | 3520018 | 1 | 551-5172-08-00 |  |
| L4 | Part of Board |  |  |  |  |
| L5 | Part of Board |  |  |  |  |
| L6 | Not Used |  |  |  |  |
| L7 | Part of Board |  |  |  |  |
| L8 | Inductor, $1 \mu \mathrm{H}$ | 3510003 | 2 | DD-1.00 | 72259 |
| L9 | L8 |  |  |  |  |
| Q1 thru 06 |  |  |  |  |  |
| Q6 | NPN, RF D-MOS FET Switch | 4710026 4710031 | 6 1 | $\begin{aligned} & \text { NE73432B } \\ & \text { SD215 } \end{aligned}$ | $\begin{aligned} & \text { OOOOS } \\ & 18324 \end{aligned}$ |
| R1 | Met Ox, 47, 2\%, 1/4 W | 4130470 | 3 | C4/2\%/47 | 24546 |
| R2 | Prec, 1.82K, 1\%, $1 / 10 \mathrm{~W}$ | 4051821 | 1 | RN55C182F | 81349 |
| R3 | Comp, 1K, 5\%, 1/4 W | 4010102 | 3 | RC07GF102J | 81349 |
| R4 | Met Ox, 560, 2\%, 1/4 W | 4130561 | 1 | C4/2\%/60 | 24546 |
| R5 | Comp, 10, 5\%, $1 / 4 \mathrm{~W}$ | 4010100 | 5 | RC07GF100J | 81349 |
| R6 | Met Ox, 82, 2\%, 1/4 W | 4130820 | 2 | C4/2\%/82 | 24546 |
| R7 | R5 |  |  |  |  |
| R8 | R1 |  |  |  |  |

A201B IF AMPLIFIER

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R9 | Comp, 2K, 5\%, $1 / 4 \mathrm{~W}$ | 4010202 | 1 | RC07GH202J | 81349 |
| R10 | Met Ox, 470, 2\%, 1/4 W | 4130471 | 2 | C4/2\%/470 | 24546 |
| R11 | R5 |  |  |  |  |
| R12 | Met Ox, 75, 2\%, 1/4 W | 4130750 | 1 | C4/2\%/75 | 24546 |
| R13 | R5 |  |  |  |  |
| R14 | R1 |  |  |  |  |
| R15 | R3 |  |  |  |  |
| R16 | R10 |  |  |  |  |
| R17 | R5 |  |  |  |  |
| R18 | R6 |  |  |  |  |
| R19 | Comp, 20K, 5\%, $1 / 4 \mathrm{~W}$ | 4010203 | 1 | RC07GF203J | 81349 |
| R20 | Comp, 4.7K, 5\%, 1/4 W | 4010472 | 2 | RC07GF472J | 81349 |
| R21 | Comp, 470K, 5\%, 1/4 W | 4010474 | 1 | RC07GF474J | 81349 |
| R22 | Comp, S.A.T., 5\%, 1/4 W | 4010999 | 1 | RC07GF564J | 81349 |
| R23 | Comp, 6.8K, 5\%, 1/4W | 4010682 | 1 | RC07GF682J | 81349 |
| R24 | R20 |  |  |  |  |
| R25 | Not Used |  |  |  |  |
| R26 | Pred, 56.6K, 1\%, 1/10 W | 4055762 | 1 | RN55C5762F | 81349 |
| R27 | Met Ox, 100, 2\%, 1/4 W | 4130101 | 1 | C4/2\%/100 | 24546 |
| R28 | Comp, 100K, 5\%, 1/4 W | 4010104 | 1 | RC07GF104J | 81349 |
| $\begin{aligned} & \text { R29 } \\ & \text { R30 } \end{aligned}$ | Comp, 15K, 5\%, 1/4 W R3 | 4010153 | 1 | RC07GF153J | 81349 |
| $\begin{aligned} & \text { U1 } \\ & \text { U2 } \end{aligned}$ | Dual Comp, Low Power Dual Op Amp. | $\begin{aligned} & 3050393 \\ & 3045532 \end{aligned}$ | 1 | $\begin{aligned} & \text { LM393 } \\ & \text { NE5532 } \end{aligned}$ | $\begin{aligned} & 0000 x \\ & 0000 x \end{aligned}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |



2020143 - T

Figure 201B-2. IF Amplifier Component Locator


4 L4,L5ELT ARE PART OF P.C.B
(3) Q1-Q6, 4710026 -O2 ARE GRADED XSTR PER
$\triangle$ FACTORY SELECT, NOM VALUE SHOWN

## Section 10 Options

Section 10 provides descriptions, specifications (where applicable), schematic diagrams and component locators for the options available for use with the Model 545A or 548A Counter.

## OPTION

01 D TO A CONVERTER
DAC will convert any three consecutively displayed digits into an analog voltage output on rear panel.

02 POWER MEASUREMENT
1 to $18 / 26.5 \mathrm{GHz}$ will measure sine wave amplitude to 0.1 dBm resolution and display simultaneously with frequency.
Power offset to 0.1 dB resolution, selectable from front panel.
Option will not degrade the basic performance of the counter.
03 TIME BASE OSCILLATOR $<5 \times 10^{-9}$ (2010143-03).
04 TIME BASE OSCILLATOR $<1 \times 10^{-9}$ (2010143-04).
05 TIME BASE OSCILLATOR $<5 \times 10^{-10}$ (2010143-05).
06 EXTENDED FREQUENCY CAPABILITY - 548A
Use in conjunction with model 590 Frequency Extension Cable Kit and optional Remote Sensors models 91 thru 94.

07 REMOTE PROGRAMMING/BCD output
08 GENERAL PURPOSE INTERFACE BUS (GPIB)
09 REAR PANEL INPUT
10 CHASSIS SLIDES

Option 01 will convert three consecutive digits to an analog voltage, available on the rear panel. The output will reflect the display, and substitute zeros for any non-numeric characters that appear. The output will be updated after every display update.

## SPECIFICATIONS

| Output Voltage | 0.000 volts to 0.999 volts |
| :--- | :--- |
| Accuracy $\left(25^{\circ} \mathrm{C}\right)$ | $\pm 0.5 \% \pm 1 \mathrm{mV}$ |
| Temp. Stability $\left(0-50^{\circ} \mathrm{C}\right)$ | $\pm 0.01 \% /{ }^{\circ} \mathrm{C}$ |
| Resolution | 1 mV |
| Load Impedance | 1 K ohm minimum |
| Connector | BNC female (on rear panel) |
| Protection | $\pm 10 \mathrm{~V} \mathrm{AC} \mathrm{or} \mathrm{DC} \mathrm{applied} \mathrm{to} \mathrm{output}$ |
|  | connector will not cause damage. |
|  | No damage will occur by any load. |

## OPERATION

On power up the DAC is in off state.

## LOCAL OPERATION WITH KEYBOARD

A three key sequence selects the location of the three digits desired, by entering the most significant digit wanted. Digits are numbered 01 through 12.


After pressing $\quad \square$, the display will show the present DAC status, like DAC OFF or DAC $X X$, and three decimal points will show the locations of the currently selected digits (if DAC is on).

After pressing the first $X$, the display will show the temporary entry, like DAC $X$, but the three decimal points will still show the previous DAC status.

After pressing the second $X$, the display will show the new entry, like DAC $X X$, and the three decimal points will move to the new places. The DAC output will start to be updated accordingly. Release of the button pressed will return the display back to normal frequency display.

Any wrong key pressed will result in displaying ERROR 10. The operator must restart the key sequence to enter the correct data.

To clear display from DAC data, ERROR display, or ignoring half-sequence entered, press Display will return to normal and DAC status will not be changed.


To shut off DAC press
 0 0

## REMOTE OPERATION

For remote operation through GPIB refer to the GPIB (Option 08) section of this manual.

For remote operation through $B C D / R M T$ refer to the $B C D / R M T$ (Option 07) section of this manual.

## THEORY OF OPERATION

A simplified block diagram of the DAC board is shown in figure 01-1.


Figure 01-1. DAC Board, Simplified

## HARDWARE

## PIA AND LATCH DRIVER BLOCKS

The three selected digits are manipulated by the program and sent to the PIA. First the two LSD's are sent to port $A$, then the third digit (MSD) plus a positive-going pluse (on pin 14 of U ) that triggers the latch U6 so that the complete 12 bit word appears to the DAC inputs ( U 2 ). U4 and U 5 are level translators from $\mathrm{T}^{2} \mathrm{~L}$ to CMOS for the DAC.

## ANALOG BLOCKS

The DAC is referenced to a 1 volt reference voltage that is generated by CR1 zener and U1 Operational Amplifier. Gain adjustment is provided to calibrate the reference voltage. The DAC U2 converts the 12 bit digital inputs to an analog voltage ( $0.000 \mathrm{~V}-0.999 \mathrm{~V}$ ). The output amplifier U3 provides the necessary I/V conversion, output isolation and protection. Zero offset adjustment is provided for calibration purposes, also.

## SOFTWARE

The DAC software is described in figures 01-2 and 01-3.


Figure 01-2. Keyboard Control


Figure 01-3. DAC Board Update

## CALIBRATION

The following instruments or their equivalents are required to perform calibration of the DAC board. Calibration is required every six months or after the board has been repaired.

| BRAND | MODEL | TYPE | SPECIFICATIONS |
| :---: | :---: | :---: | :---: |
| Fluke | $8050 A$ | DVM | $4 \frac{1}{2}$ digit resolution |

## ZERO OFFSET CALIBRATION

1. Turn on the counter with no input, so that the display shows all zeros.
2. PUSH $\begin{array}{lll}\text { DAC } & \square & 0 \\ \end{array}$
3. Connect digital volt meter to the rear DAC output.
4. Adjust R6 to reach 0.000 volts on the DVM display.

## FULL SCALE CALIBRATION

1. Short TP3 to TP4.
2. Adjust R4 to reach 1.000 volts on the DVM display.
3. Remove the short.

The calibration for the DAC board is complete.

## PERFORMANCE TESTS

Refer to the instruments table in Calibration for the required test equipment.

Connect the DVM to the DAC output (rear panel). Connect rear 10 MHz output to Band 1 input.


Repeat the second test in accuracy for entries between . 888 and .111. DVM should read the entry $\pm 1 \mathrm{mV}$ $\pm 0.5 \%$ of entry.

## TROUBLESHOOTING

1. If zero offset calibration cannot be achieved check that all digital inputs to U 2 (pins 3 to 15) are at "low" levels ( $<+0.5 \mathrm{~V}$ ). If they are , try to replace U2 or U3.
2. If full scale calibration cannot be achieved check that there is 6.2 volts at TP1. If voltage is wrong, replace CR1 or R1 after verifying the +12 V supply. If the voltage at TP1 is correct check TP2. The voltage at TP2 should read 1.000 volts. If wrong the failure is in U1 or the resistors R2, R3 or R4. If still wrong replace U2.
3. The digital lines in the DAC board can be checked in three ways.

- A static test by connecting the rear time base 10 MHz output to Band. 1 input.


The XXX are selected to the DAC board, so the three BCD's should appear on U7, pins 2 to 13 (pin 2 is the LSB). On pin 14 there should be positive pulses. Checking two combinations like 777 and 888 can locate a fault in the digital path between U7 outputs and U2 inputs.

- A dynamic test that is provided with the DAC option.


A continuous count ramp from 000 to 999 is sent to the DAC board, regardless of DAC status or display.

Connect the DAC rear output to an oscilloscope. A ramp should be observed going from 0 to .999 volts. The ramp is built with 1 mV amplitude steps. Any failure in one or more digital lines in the board will cause either breaking in the ramp or a multiple amplitude steps ( $2 \mathrm{mV}, 4 \mathrm{mV}$, ect.). Careful analysis will show the bad line or lines.

- By Signature analysis while operating in the dynamic test just described, and checking the following signatures.


## DAC OPTION SIGNATURES

|  | START | STOP | CLOCK |
| :---: | :---: | :---: | :---: |
| CONNECTIONS | A106 TP5 | A106 TP5 | A105 TP8 |
| BUTTONS | OUT $\uparrow$ | IN $\downarrow$ | IN $\downarrow$ |


| LINE | SIGNATURE |
| :---: | :---: |
| $\begin{aligned} & \text { U4 pin }- 2 \\ & 4 \\ & 6 \\ & 8 \\ & 10 \\ & 12 \end{aligned}$ | 46FO <br> 79HH <br> 7 U60 <br> 4F30 <br> 9115 <br> 17HP |
| +5V | 1915 |
| $\left.\begin{array}{rl} \text { U5 pin }- & 2 \\ 4 \\ 6 \\ 8 \\ 10 \\ 12 \end{array}\right] \begin{aligned} & \\ & \\ & \text { U6 pin }- 2 \\ & 5 \\ & 6 \\ & 9 \\ & 12 \end{aligned}$ | 2597 <br> 7POU <br> U8A9 <br> P1C0 <br> 7808 <br> 7C4C <br> 2597 <br> 7POU <br> U8A9 <br> P1C0 <br> 7808 <br> 7C4C <br> 46F0 <br> 79HH |


| LINE | SIGNATURE |
| :---: | :---: |
| +5V | 1915 |
| $\begin{array}{r} \text { U7 pin }-2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \end{array}$ | $\begin{aligned} & \text { 0F91 } \\ & \text { 7F31 } \\ & \text { 4CA3 } \\ & 3241 \\ & \text { U738 } \\ & \text { 5UPU } \\ & 0659 \\ & 5 H H F \\ & 7 \mathrm{U} 60 \\ & \text { 4F30 } \\ & 9115 \\ & 17 \mathrm{HP} \\ & 30 \cup C \end{aligned}$ |

OPTION 01 - DIGITAL TO ANALOG CONVERTER
2020145-H

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A104 | Digital to Analog Converter Assy | 2020145-02 | Ref. | EIP |  |
| C1 | Cer, $.01 \mu \mathrm{~F}, 20 \%$, 100V | 2150003 | 6 | TG-S10 | 56289 |
| C3 | Mica, 100pF, 5\%, 500V | 2260034 | 1 | CD10FD101J03 | 56289 |
| C4 | C1 |  |  |  |  |
| C5 | C1 |  |  |  |  |
| C6 | Tant, $33 \mu \mathrm{~F}, 20 \%$, 10V | 2300015 | 3 | TAG20-33/10-50 | 14433 |
| C7 | C1 |  |  |  |  |
| C8 | C1 |  |  |  |  |
| C9 | C6 |  |  |  |  |
| C10 | Tant, $10 \mu \mathrm{~F}, 20 \%$, 25 V | 2300029 | 2 | TAG20-10/25-20 | 14433 |
| C11 | C10 |  |  |  |  |
| C12 | C6 |  |  |  |  |
| CR1 | Zener, 6.2V | 2700827 | 1 | IN827 |  |
| CR2 | Shottky, Barrier | 2710004 | 1 | FH1100 | 07263 |
| R1 | Comp, 750, 5\%, 1/4 W | 4010751 | 1 | RC07GF751J | 81349 |
| R2 | Prec, 20K, 1\%, 1/4W | 4052002 | 1 | RN55C32002F | 81349 |
| R3 | Prec, 2.87K, 1\%, 1/4W | 4062871 | 1 | RN55C6191F | 81349 |
| R4 | Variable, 500 ohm | 4280009 | 1 | 89PR500 |  |
| R5 | Comp, 10K, 5\%, 1/4 W | 4010103 | 1 | RC07GF103J | 81349 |
| R6 | Variable, 10K ohm | 4280006 | 1 | 89PR10K |  |
| R7 | Comp, 1K, 5\%, 1/4 W | 4010102 | 1 | RC07GF102J | 81349 |
| $\begin{aligned} & \text { RN1 } \\ & \text { RN2 } \end{aligned}$ | Network of 7,10K RN1 | 4170004 | 2 | 4308R-101-103 | 32997 |
| U1 | Op Amplifier | 3040741 | 1 | LM741N | 0000x |
| U2 | DAC | 3050752 | 1 | AD7525KN | 0000X |
| U3 | Prec, Op Amplifier, JFET | 3041016 | 1 | OP16FP | 06665 |
| U4 | Hex Buffer | 3007404 | 2 | DM7407N | 0000X |
| U5 | U4 |  |  |  |  |
| U6 | 8 Bit Latch | 3034373 | 1 | MM74C373N |  |
| U7 | PIA | 3086820 | 1 | MC6821 | 04731 |
| U8 | Oct. Driver | 3084244 | 1 | SN74LS244N | 01295 |
| U9 | Program PROM 9 | 6400001-09 | 1 | TM2708 | 01295 |
| U10 | 6 Bit Comparitor | 3078131 | 1 | DM8131 | 0000X |



Option 02 measures the power of signals applied to Band 3. The power is displayed (to 0.1 dB resolution) simultaneously with frequency (to 100 kHz max. resolution). For A.M. and F.M. averaging purposes, gate time is controllable in the power meter mode, through the resolution function. Power gate time mirrors frequency gate time. For example, in resolution 0 the frequency gate time is 1 second, and the power gate time is 1 second. In resolution 1 the frequency gate time is 100 msec ., and the power gate time is 100 msec. Option 02 allows power offsets from -99.9 dB to 99.9 dB , with a 0.1 dB resolution and will not degrade the basic performance of the counter.

## SPECIFICATIONS

| ACCURACY | $\pm 1.2 \mathrm{~dB}$ Typical $0.50^{\circ} \mathrm{C}$ |
| :--- | :--- |
|  | $\pm 0.5 \mathrm{~dB}$ Typical $25^{\circ} \mathrm{C}$ |
| TIME ADDED | 1 GATE TIME +50 msec. |
| RESOLUTION | 0.1 dB POWER, Selectable $100 \mathrm{kHz}-1 \mathrm{GHz}$ Frequency |
| RANGE | ENTIRE OPERATING RANGE OF BAND 3 |

## OPERATION

To turn the power meter on press
POWER METER on/off

If the counter is displaying only frequency it will begin displaying frequency and power. If the counter is displaying frequency and power it will begin displaying frequency only.

Turn the power meter on. Observe the display. Frequency is displayed on the left, and power is displayed on the right. The POWER dBm annunciator lights to indicate power meter operation. If the signal is too small to measure the power, the display will show EE.E in the power meter digits. (Since 0 dBm is a valid power, 00.0 can not be used as a no power indicator.)

Power meter offsets are entered and displayed in the same manner as other data. Refer to the Display and Data Entry Sequence in Section 3.

POWER METER
To turn the power meter off press:

## THEORY OF OPERATION

The power meter uses the Schottky diode in the microwave converter as its power sensor. The output of the diode detector is connected to a programmable gain attenuator, which consists of two switchable gain stages (one is in the IF Amplifier A201B and one is on the Gate Generator A107) and two 8 bit attenuators. A comparitor, set to 100 mV , and a TTL latch provide output information to the microprocessor. See figure 02-1.

After the counter has a signal, and has taken a frequency reading, it starts the power meter task. This triggers the gate time counter, resets the TTL power latch, moves the yig $\pm 50 \mathrm{MHz}$ (to insure that the signal peak is passed through), then checks the TTL power latch. If the latch is set, the attenuation is increased in 3 dB steps (until the signal is attenuated below the level of the comparitor), then back one step. If maximum attenuation is reached, and the latch is still being set, the word OVERLOAD is displayed and the task is exited.

When the latch is first checked, if it is still reset, the attenuation is decreased in 3 dB steps until the comparator level is reached. If minimum attenuation (maximum gain) is reached, the display is set to EE.E, and the task is exited.

After the attenuation, is adjusted to a 3 dB resolution a successive approximation is performed to find the attenuation to a 0.1 dB resolution. The attenuation is stored, and if the gate time counter is not finished, the cycle is repeated. When the gate time counter is finished all the readings are averaged to eliminate the effects of $A M$ on the signal.


Figure 02-1. Power Meter Hardware

The "power vs power" and "power vs frequency" corrections are added, and the sum is displayed. A detailed flowchart of the power meter is shown is figure 02-2.


Figure 02-2. Power Meter Task


Figure 02-2. Power Meter Task, continued


Figure 02-2. Power Meter Task, continued

## CALIBRATION

The power meter contains 690 correction factors, stored in PROM.

The 150 "power vs power" correction factors compensate for variations from square law in the detector and power meter circuits. They are divided into three tables. The first table corrects variations below 10 GHz . The second corrects variations between 10 and 20 GHz . The third corrects variations above 20 GHz .

The 540 "power vs frequency" correction factors compensate for variations in the detector output at different frequencies. "Power vs frequency" corrections cover $0-27 \mathrm{GHz}$ every 50 MHz .

The power meter is calibrated at the factory using specialized automatic test equipment. Because of the accuracy required, recalibration in the field is not recommended. If, however, recalibration is required, use the procedures given herein.

The test equipment required for calibration is:

| MFG | MODEL | DESCRIPTION | CRITICAL PARAMETERS |
| :--- | :--- | :--- | :--- |
| H.P. | $435 A$ | Power Meter | Measures -30 to +15 dBm |
| Wavetek | 2002 | Sweeper | $950 \mathrm{MHz}-2 \mathrm{GHz}$ |
| Wiltron | 6100 | Microwave Sweeper | $2 \mathrm{GHz} \cdot 18 \mathrm{GHz}$ |
| Wiltron | 6100 | Microwave Sweeper | $18 \mathrm{GHz}-26.5 \mathrm{GHz}$ |
| E.H. |  | PROM Programmer | Programs TI 2516 PROMS |

## CAUTION

Be sure all connections are clean and tight. Loose or dirty connections will cause calibration errors.

1. Duplicate the power meter PROM, zeroing all corrections (address 0000-02B2 in the PROM). Install the uncorrected PROM in the counter.
2. Set the Wavetek to $2 \mathrm{GHz} \pm 1 \mathrm{MHz}$. Connect the Wavetek to band 3 of the counter. Adjust the output until the counter reads -35 dBm .
3. Connect Wavetek to the power meter. Subtract the counter reading from the power meter reading. Round the result ( $\mathrm{R}_{1}$ ) to 0.1 dBm .
4. Using the following formulas, justify the correction to a number between 10 and 20.

$$
\begin{aligned}
& \text { int }\left(R_{1}\right)-1=N \text {; }\left(\text { int }\left(R_{1}\right)=\text { Whole number portion of } R_{1}\right) \\
& \qquad 10\left(R_{1}-N\right)=\operatorname{CoRR}_{10} \\
& \text { Convert CORR } 10 \text { (decimal }) \rightarrow \operatorname{CORR}_{16} \text { (hexidecimal) }
\end{aligned}
$$

$$
\text { ( } \left.\mathrm{R}_{1} \text { is the result of step } 3 .\right)
$$

5. Program the correction in these locations.

0000-0005 inclusive
0032-0037 inclusive
0064-0069 inclusive
6. Connect the Wavetek to the counter. Increase power until the counter reads 1 dB higher.
7. Connect the Wavetek to the power meter. Subtract the counter reading from the power meter reading. Round the result $\left(R_{2}\right)$ to 0.1 dBm .
8. Using the following formulas, calculate the correction.

$$
\begin{aligned}
& \qquad 10\left(R_{2}-N\right)=\operatorname{CORR}_{10} \\
& \text { Convert CORR } 10 \rightarrow \operatorname{CORR}_{16}
\end{aligned}
$$

( $\mathrm{R}_{2}$ is the result of step 7, and $\mathbf{N}$ was found in step 4.)
9. Program the correction in the 3 addresses found by the following formulas.

$$
\begin{aligned}
& 40+P=\text { Add } 110, \text { Add } 110 \rightarrow \text { Add } 116 \\
& 40+P+50=\text { Add } 210 . \text { Add } 210 \rightarrow \text { Add } 216 \\
& 40+P+100=\text { Add } 310 \text {. Add } 310 \rightarrow \text { Add } 316
\end{aligned}
$$

( $\mathbf{P}$ is the power the counter was set at in step 6.)
10. Repeat steps 6 through 9 until overload is reached on the counter.
11. Install the partially corrected PROM in the counter.
12. Set the Wavetek to 950 MHz , about -15 dBm .
13. Measure the power on the counter and power meter. Subtract the counter reading from the power meter reading. Round the results to 0.1 dBm . Multiply the results by 10 and convert to hex.
14. Program the correction in the address found by the following formula.

$$
\begin{gathered}
\frac{\text { FREQ }(\mathrm{MHz})}{50}+150=\text { Add }_{10} \\
\text { Add }_{10} \rightarrow \text { Add }_{16}
\end{gathered}
$$

15. Increase frequency by 50 MHz . Repeat steps 13 and 14. Adjust the sweepers as necessary, until the upper frequency limit of the counter is reached.

Refer to section 9, pages 107-5 through 107-9, for parts list and schematic diagram. The counter recalibration is now complete.


2020197-03/04-A

Figure 02-3. Gate Generator (Option 02) Component Locator


Three Time Base Oscillators are available as options for either the model 545A or 548A. These high stability options enhance the accuracy of the counter by the addition of oven stabilized crystal oscillators. These oscillators improve counter operation by reducing both time temperature variations.

When any one of these options is installed, the TCXO is removed from the Gate Generator board (A107) and the following components are added.

- One of three Oven Oscillators (A114) mounted on the chassis.
- 28 VDC Power Supply board (A112) , assembly part number 2010226
- Power Supply Transformer ${ }^{\top 1}$ (part number 4900006) mounted on A112.
- Time Base Adjustment Pot J2 (part number 2010190) mounted on the rear panel.
- Related interconnecting cable harnesses.

|  | OPTION 03 | OPTION 04 | OPTION 05 |
| :---: | :---: | :---: | :---: |
| CHARACTERISTIC | 2030010-01 | 2030010-02 | 2030010-03 |
| AGING RATE/24 HOURS (After 72 hour warm-up) | $<\left\|5 \times 10^{-9}\right\|$ | $\langle \| 1 \times 10^{-9} \mid$ | $<\|5 \times 10-10\|$ |
| SHORT TERM STABILITY <br> (1 second average) | $<1 \times 10^{-10} \mathrm{rms}$ | $<1 \times 10-10 \mathrm{rms}$ | $<1 \times 10^{-10} \mathrm{rms}$ |
| $0^{\circ}$ to $+50^{\circ}$ C TEMPERATURE STABILITY | $<\left\|6 \times 10^{-8}\right\|$ | $\langle \| 3 \times 10.8 \mid$ | $<\left\|3 \times 10^{-8}\right\|$ |
| $\pm 10 \%$ LINE VOLTAGE CHANGE | $<\|5 \times 10-10\|$ | $<\mid 2 \times 10^{-10 \mid}$ | $<\left\|2 \times 10^{-10}\right\|$ |

Figure 03/04/05-1. Time Base Oscillator Option Specifications


Figure 03/04/05-2. Component Location, Time Base Option


Figure 03/04/05-3. Time Base Option, Interconnection Diagram

## OVEN OSCILLATOR POWER SUPPLY

The Oven Oscillator Power Supply board (A112) is a simple 28 V regulated, current limited power supply. U1 and U2 provide voltage regulation, thermal protection and current limiting.

The transformer T1, CR1, C1 and C2 provide a 40 V nominal unregulated DC voltage. The output voltage is set by voltage divider R5, R3 and R4. These resistors were selected so that 28 V out provides 2.23 V at U2 pin 2 (to U2 pin 1). Diode CR2 protects the supply from being pulled more negative than ground. See the schematic in figure 03/04/05-6.

The power supply (A112) is on and operating as long as the counter is connected to an active AC power source. The counter's POWER ON/OFF switch on the front panel does not control this assembly.


2020186

Figure 03/04/05-4. Oven Oscillator Power Supply (A112) Component Location

## OVEN OSCILLATOR CALIBRATION

When options 03,04 or 05 are installed in the counter, the effects of temperature perturbations and aging must still be considered, although the magnitude of the inaccuracies associated with each oscillator are greatly reduced.

Full benefit of the oven stabilized oscillator characteristics can only be realized if the oscillator is running continuously (with counter always connected to a source of AC power). Under these conditions the perturbations in frequency will generally be in the positive direction for either an increase or decrease in temperature from $+25^{\circ} \mathrm{C}$. The aging characteristic is also generally in the positive direction.

How frequently the oscillator is adjusted is determined by the level of accuracy required. To adjust the oscillator to an inaccuracy of less than $1 \times 10^{-9}$ parts, relative to a standard, use this procedure. The test is illustrated in figure - 5 .

Observe the drift of the oscilloscope pattern. The fractional frequency offset is computed from:
$\frac{T_{\text {drift of zero crossing }}}{T_{\text {observation time of drift }}}=\frac{\Delta f}{f}$

If the pattern drifts, at a rate of .01 microsecond every 10 seconds, the frequency is in error by 1 part in 109 .


OVEN OSCILLATOR A114

Figure 03/04/05-5. Time Base Calibration.

All frequency checks and adjustments should be made only after the oscillator has been connected to its power source for 24 hours. If the oscillator has been disconnected from its power source for more than $\mathbf{2 4}$ hours it may require $\mathbf{7 2}$ hours of continuous operation to achieve the specified frequency aging rate.

To measure oscillator frequency:

1. Connect the counter's internal oscillator output signal from the 10 MHz IN/OUT connector (on the rear panel of the counter) to the vertical input of the oscilloscope.
2. Trigger oscilloscope externally with the frequency standard. The VLF Comparator is used to determine the absolute frequency of the standard.
3. Set oscilloscope sweep rate to $0.1 \mu \mathrm{sec} / \mathrm{cm}$ and expand X 10 ; this results in a sweep rate of $.01 \mu$ $\mathrm{sec} / \mathrm{cm}$.
4. Adjust oscilloscope vertical controls for maximum gain.
5. Determine the frequency difference (see page 6-24)
6. Horizontal drift of oscilloscope display in $\mu \mathrm{sec} / \mathrm{sec}$, is a measure of the difference between the frequency standard and the counter oscillator frequency. If the difference is excessive for the desired counter application, vary the TIME BASE ADJUST control on the rear panel of the counter until the pattern stops drifting.

## NOTE

For highest accuracy, the counter should be operated for 72 hqurs prior to adjustment.

OPTION 03/04/05 - TIME BASE OSCILLATOR PCB ASSYs
2020186 - A

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { ElP } \\ & \text { NO. } \end{aligned}$ | $\begin{aligned} & \text { UINITS } \\ & \text { PER } \\ & \text { ASSY } \end{aligned}$ | TYP MFG NO. | TYP FSCM NO. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A112 | OSCILLATOR POWER SUPPLY | 2020186 | 1 | EIP |  |
| C1 | Elec, 680 uF, 40 V | 2200021 | 2 | 3071 FF681 T 040B | 80031 |
| C2 | C1 |  |  |  |  |
| C3 | Tant, $10 \mathrm{uF}, 25 \mathrm{~V}$ | 2300029 | 2 | DF106M25S | NEC |
| C4 | C3 |  |  |  |  |
| CR1 | Bridge Rectifier | 2700019 | 1 | SBMB1 | 14099 |
| CR2 | Rectifier | 2704001 | 1 | IN4001 |  |
| R1 | Met Ox, 3.3K, $2 \%$ | 4130332 | 1 | C\$/2\%/3.3K | 24546 |
| R2 | Met Ox, 2K, 2\% | 4130202 | 1 | C\$/2\%/2K | 24646 |
| R3 | Met Ox, 560, 2\% | 4130561 | 1 | C4/2\%/560 | 24546 |
| R4 | Variable, Cer, 500, 10\% | 4250014 | 1 | 72XR500 | 73138 |
| R5 | Met Ox, 3.6K, 2\% | 4130362 | 1 | C4/2\%/3.6K | 24546 |
| U1 | Positive Voltage Regulator | 3040780 | 1 | uA78MGUIC | 07263 |
| U2 | Negative Voltage Regulator | 3040790 | 1 | UA79MGUIC | 07263 |



Figure 03/04/05-6. Time Base Option Schematic

The frequency range extension option is available on the 548A counter. This option, when used with the model 590 Frequency Extension Cable kit and one of the optional remote sensors, enables the counter to count signals above 26.5 GHz . The option consists of:

- Band 4 Converter Module, A204
- Band 4 Software
- Coax Cable, Front panel to A204 J1-P/N 2040232
- Coax Cable, Front panel to A204 J2 - P/N 2040231


## SPECIFICATIONS

| BAND | FREQUENCY RANGE | SENSITIVITY <br> (TYPICAL) | MAX. INPUT | REMOTE SENSOR MODEL |
| :---: | :---: | :---: | :---: | :---: |
| 41 | $26.5-40 \mathrm{GHz}$ | $\left\{\begin{array}{c}-25 \mathrm{dBm} \text { typ. } \\ -20 \mathrm{dBm} \min .\end{array}\right\}$ | +5 dBm | 91 |
| 42 | $40-60 \mathrm{GHz}$ | -25 dBm | +5 dBm | 92 |
| 43 | $60-90 \mathrm{GHz}$ | -25 dBm | +5 dBm | 93 |
| 44 | $90-110 \mathrm{GHz}$ | -25 dBm | +5 dBm | 94 |

## OPERATION

To operate the counter in the 26.5-40 range, connect the short cable (supplied with the frequency extension kit) from the lower output jack on the front panel, to the Band 3 input. Connect the long cable from the upper outjack to the remote sensor.

| PRESS: | BAND | BAND annunciator blinks |
| :--- | :--- | :--- |
| PRESS: | 4 | BAND 4 annunciator blinks |
| PRESS: | $\mathbf{1}$ | BAND 4 annunciator lights stays on |

The counter is now in the proper mode for operation.

NOTE: Before connecting the remote sensor to the frequency source, verify that the power level is within the limits specified for the sensor. When you connect the sensor the counter will automatically display the reading.

## THEORY OF OPERATION - HARDWARE

When measuring a signal frequency greater than 26.5 GHz the 548A using the Option 06 Frequency Extension with a model 590 kit and a 91 remote sensor, down converts the input to approximately 1.0 GHz . This signal is then fed to the Band 3 input, where a second conversion produces a 125 MHz IF.

A multiplier chain increases the VCO output frequency to the $5.28-6 \mathrm{GHz}$ range, which is referenced to the time base. See Figure 06-1. This signal provides the local oscillator (LO) power, which is transmitted to the remote sensor, an external harmonic mixer. When the input frequency and harmonics of the LO, (generated in the mixer) combine, a first IF is generated in the range of $1.00-1.35 \mathrm{GHz}$.

A diplexer separates the LO and IF signals received from the harmonic mixer. The level of the IF is then increased to a minimum of $\mathbf{- 2 5} \mathrm{dBm}$ via the IF amplifier, then supplied to the Band 3 converter input.


Figure 06-1. Frequency Extension Block Diagram

## THEORY OF OPERATION - SOFTWARE

Band 4 acquires a signal by using a double conversion process. The microprocessor has control over the YIG filter and the VCO, thus making it possible to compute the approximate RF input signal, and down-convert the IF signal so it can be counted.


Figure 06-2. Down-conversion of Band 4 Signal

The following equations characterize this process.

$$
\begin{aligned}
& \text { RF INPUT }=12 \text { N FVCO } \pm 1 \text { st IF } \\
& \text { 1st IF }=2 \text { FVCO }+2 \text { nd IF }
\end{aligned}
$$

therefore:


Where $\mathbf{N}=$ the harmonic number which is mixing with the RF to produce the first IF.

There are two main functions that the Band 4 program performs. It locks on to an incoming RF signal, and tracks an RF signal once it is locked.

The locking routine is called by the supervisor when any of the following conditions are met.

1. Selection of Band 4
2. Loss of IF threshold after being locked
3. Any reset condition

The tracking routine is used under the following two conditions.

1. After locking, the tracking routine is used to "fine tune" the locked signal.
2. When the RF signal is moving, the tracking routine is used to give a constant update of corrected parameters so that the YIG filter and VCO can stay locked onto the signal.


Figure 06-3. Band 4 Program, Flow Diagram

The process by which the program locks onto an RF signal is defined in the next six sections. Refer to Figure 06-3.

INITIALIZATION - The working table (BANDTP) for band 4 is cleared and the appropriate table of constants, used by the program for the particular Band 4 that has been selected, are loaded from PROM in this area. BANDTP is an area in RAM that is 27 bytes long.

VCO SWEEP - This routine steps the VCO frequency by a step size stored in BANDTP. After each step, the VCO frequency is checked for three stop points.

1. Top VCO frequency limit ( 500 MHz )
2. Wraparound frequency
3. Lockout frequency

If the top VCO frequency has been reached and no signal has been found, the program will return to the supervisor. If the top frequency is reached, and a signal has been detected, then the VCO is set to its low limit and the bottom range is searched until the wraparound frequency is reached.

If the wraparound frequency has been reached (the frequency at which the last VCO frequency has produced the strongest IF frequency), then the program will stay at this frequency, and will perform the centering and harmonic number determination routines.

If a lockout frequency (a VCO frequency at which erroneous locking results) is detected, the VCO frequency will be incremented by:

$$
13^{*} \text { STEP SIZE = NEW VCO FREQUENCY }
$$

and the program will continue from this frequency.
After each VCO step the YIG filter is swept to see if a signal is detected by the power DAC attenuator. If a signal was detected, the YIG is swept back and forth, and the attenuation is increased until the signal is lost. At this point a new VCO frequency is stepped and the process of signal detection continues, thus leaving the power DAC at the last setting to detect the next highest signal.

CENTERING AND HARMONIC NUMBER DETERMINATION - This routine will determine the harmonic number of the VCO which is causing the mix product to be in the proper range. (Refer to Figure 06-4).

First we obtain the proper step size for the calculation of the harmonic number ( N ). After the VCO sweep routine is complete and the VCO frequency is set, the incoming signal is mixed with a harmonic of the VCO frequency to produce a signal in a predetermined passband region. This signal is stepped to the outer edge of the passband ( $\pm$ step depending on whether the signal is high or low side mixed) by the following process.

1. Increment the VCO
2. Power level the IF signal
3. Center on the signal
4. Test for band limits

These steps are repeated until the edge of the passband is reached.

| Harmonic <br> Number <br> $\mathbf{N}$ | High Side Mixing <br> (MHz) | Input Frequency Ranges <br> (MHz) |
| :---: | :---: | :---: |
|  |  | $27,405-31,125$ |
| 6 | $25,395-28,875$ | $32,685-37,125$ |
| 6 | $30,675-34,875$ | $37,965-43,125$ |
| 7 | $35,955-40,875$ | $43,245-49,125$ |
| 8 | $41,235-46,875$ | $48,525-55,125$ |
| 9 | $46,515-56,875$ | $53,805-61,125$ |
| 10 | $51,795-58,875$ | $59,085-67,125$ |
| 11 | $57,075-64,875$ | $64,365-73,125$ |
| 12 | $62,355-70,875$ | $69,645-79,125$ |
| 13 | $67,635-76,875$ | $74,925-85,125$ |
| 14 | $72,915-82,875$ | $80,205-91,125$ |
| 15 | $78,195-88,875$ | $85,485-97,125$ |
| 16 | $83,475-94,875$ | $90,765-103,125$ |
| 17 | $88,755-100,875$ | $96,045-109,125$ |
| 18 | $94,035-106,875$ | $101,325-115,125$ |
| 19 | $99,135-112,875$ |  |

Figure 06-4. Harmonic Mixing Ranges
Next the VCO is stepped back into the passband and a new centering takes place. This second center frequency is stored for later calculation of the harmonic number. Next the signal is stepped to the edge of the passband position it had just left, and it is centered. This center frequency is now compared to the first edge of the passband center frequency, and must be within 8 MHz . If it is not within 8 MHz it will be assumed that the signal is moving, and the Band 4 program is exited.

The IF frequency step size, caused by the VCO frequency step, is used to determine the harmonic number by the following equation.

## $\frac{\triangle \text { IF FREQ. DUE TO VCO STEP }}{\text { HARMONIC SPACING }}=$ HARMONIC \#(N)

Where harmonic spacing $=$ VCO step size $\times 12$

CALCULATION ROUTINE - The calculation routine is used to find the approximate RF frequency Fin in the following manner.

1. Compute $F^{\prime}=12 \mathrm{~N}^{*} \mathrm{~F}_{\mathrm{VCO}}$
2. Center the YIG filter on the first IF
3. Convert the binary YIG frequency to BCD
4. Compute $F_{I N}=F^{\prime} \pm F_{Y I G}$ (where $F_{Y I G}$ gives the approximate value for the first IF).
5. Compute a corrected VCO frequency using the equation:

$$
F_{V C O}=\left(F_{I N} \pm 125\right) /(12 N \pm 2)
$$

Then tune the VCO with the corrected frequency and center the first IF frequency in the yig passband.

SHALLOW SEARCH - This routine tests for a signal in the IF passband. If a signal is present, the routine is exited. If a signal is not present, the routine will search an RF range of $\pm 60 \mathrm{MHz}$ (in steps of 200 kHz ), for the signal, and continues if a signal is found. If a signal is not found, the Band 4 program returns control to the supervisor.

BAND 4 TRACKING - The tracking routine centers the second IF in the following range.

$$
115 \mathrm{MHz}<2 \text { nd IF SIGNAL <135 MHz }
$$

This routine is called from outside of the Band 4 program to track a signal. A test is first made to determine if an IF threshold is present. If IF threshold is present it continues, if not the program returns to the supervisor to start the locking process from the beginning.

This routine reads the second IF frequency and computes the new VCO frequency so that the second IF is in the range given above. A new YIG frequency is calculated and the VCO and YIG are "tuned" to produce a new IF. A new FLO (frequency added to the second IF to produce the displayed frequency), is calculated. The equation for this process is:

$$
F_{L O}=F_{V C O}(12 \mathrm{~N} \pm 2)
$$

The YIG frequency is: $\quad$ NEW $F_{Y I G}=2(N E W V C O)+125 M H z$.

## PERFORMANCE TESTS

The Band 4 converter module is not field repairable. When a malfunction is suspected, its operation can be checked from the front panel as follows:

IF AMPLIFIER Apply a -50 dBm signal to the diplexer port (upper output jack) from 1.0 to 1.35 GHz . Output should be $-3 \mathrm{dBm} \pm 3 \mathrm{~dB}$ as checked on a spectrum analyzer connected to the IF output (lower jack).

LO SIGNAL Connect a spectrum analyzer to the diplexer port (upper output jack). Using the following formula, set the VCO frequency between 440 and 500 MHz . The spectrum analyzer should show the 12th harmonic of the VCO frequency $(5.28-6 \mathrm{GHz})$. The spectrum analyzer signal should be +8 dBm minimum, and free of breakup and spurious signals to $\mathbf{- 3 0} \mathbf{d B c}$.

To convert from the desired VCO frequency to the PIA program number:
EXAMPLE ( 440.75 MHz )

1. Round the desired frequency to a multiple of 50 KHz (The resolution of the VCO frequency is 50 KHz ).
2. Multiply the desired frequency (in MHz ) by 5 $440.75 \times 5=2203.75$
3. If the result contains no fractional part, go to step 8.
4. Multiply only the fractional part by 16 $.75 \times 16=12$
5. Add the result to the most significant digit from step 2

MSD of $2203.75=2-2+12=14$
6. Convert the result to hexadecimal
$14_{10}=E_{16}$
7. Replace the MSD from step 2 with the result from step 6 and drop the fractional part $2203.75 \rightarrow$ E203
8. The two most significant digits are programmed to address 9822 , and the two least significant digits are programmed to address 9820.

To remove a defective converter:

1. Remove the line cord and both the top and bottom cover of the counter.
2. Remove the two screws holding the converter in place from the bottom.
3. Remove coaxial cables and unplug $D C$ harness.
4. Lift the converter out of the counter.

To replace, proceed in the reverse order. See Figure 06-5 for location of the converter in the counter.

(1) Band 4 Converter - 2010229
(3) Cable (FP to A204J1) - 2040232-01
(4) Cable (FP to A204J2) - 2040231-01

Figure 06-5. Location of Installed Band 4 Converter (A204)

This option makes it possible to use a conventional printer or other readout device, and remotely program the functions that are normally done on the front panel of the counter.

## SPECIFICATIONS

## BCD OUTPUT

| FORMAT | 11 digits plus sign in parallel |
| :--- | :--- |
| " 0 " STATE | 0.4 Volts at 4 mA |
| " 1 " STATE | 2.7 Volts at $-400 \mu \mathrm{~A}$ |
| NEGATIVE REF. | Ground |
| POSITIVE REF. | +5 Volts at $2 \mathrm{~K} \Omega$ Source Impedance |
| PRINT COMMAND | $20 \mu$ s wide TTL Low level logic signal |
| INHIBIT INPUT | 2 to 50 Volts High level logic signal |

## REMOTE PROGRAMMING

INPUT LOADING
FUNCTIONS

OUTPUT LEVEL

1 Low power Shottky TTL load plus 10 K pull up to +5 Volts All front panel controls except: Power ON/OFF, Sample rate, Clear Display, and test functions greater than 01.
Refer to "0" State and "1" State for BCD.

## OPERATION

## BCD OUTPUT

This binary-coded decimal (BCD) output (plus sign information) represents any numerical data that would normally be displayed by the eleven digits on the front panel of the counter. When the information being displayed represents the frequency alone the minus sign refers to the frequency. When the information being displayed represents frequency and power the minus sign refers to the power.

A 20 microsecond print command is provided to indicate when the data is valid. An inhibit command is provided that will prevent the data from being altered.

BCD OUTPUT PIN CONNECTIONS

| PIN | FUNCTION | PIN | FUNCTION | PIN | FUNCTION | PIN | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $10^{\prime} \mathrm{A}$ | 16 | $10^{8} \mathrm{~B}$ | 31 | $10^{3} \mathrm{D}$ | 46 | $10^{\circ} \mathrm{C}$ |
| 2 |  | 17 | $10^{9} \mathrm{~A}$ | 32 | $10^{4} \mathrm{C}$ | 47 | $10^{\circ} \mathrm{D}$ |
| 3 | $10^{2}$ A | 18 | $10^{9} \mathrm{~B}$ | $\begin{array}{r}33 \\ \hline\end{array}$ | $10^{4} \mathrm{D}$ | 48 | Print Command |
| 4 5 | ${ }_{10}^{10^{2}}{ }^{\text {a }}$ A | 19 20 | 10 $10^{10} \mathrm{~A}$ B | 34 35 | ${ }_{10} 10^{5} \mathrm{C}$ | 49 50 | Minus Slign |
| 6 | $10^{3} \mathrm{~B}$ | 21 | $10^{\circ} \mathrm{A}$ | 36 | $10^{\circ} \mathrm{C}$ |  |  |
| 7 | $10^{4}$ A | 22 | Inhibit | 37 38 | $10^{\circ} \mathrm{O}$ | NOTE |  |
| 8 | ${ }_{104} 10{ }^{\text {a }}$ B | $\begin{array}{r}23 \\ 24 \\ \hline\end{array}$ | ${ }_{-R} 10 \mathrm{Bef}$. | 38 39 | ${ }_{10}^{10} 1{ }^{7} \mathrm{C}$ | NOTE |  |
| 10 | $10^{5} \mathrm{~B}$ | 25 | +Ref. | 40 | $10^{8} \mathrm{C}$ | The 1 | bit is the least significant digit, |
| 11 |  | 26 |  | 41 | $10^{8} \mathrm{D}$ |  |  |
| 12 | ${ }_{10}^{10}{ }^{\circ} \mathrm{B}$ | 27 | $10^{1} \mathrm{O}$ | 42 | $10^{\circ} \mathrm{C}$ | A, B. | , and D are the 1, 2, 4, and 8 bits |
| 13 14 | ${ }_{10} 10{ }^{7}{ }^{7} \mathrm{~A}$ | 28 29 | ${ }^{102} 10^{2} \mathrm{C}$ | 43 44 | $10^{\circ}$ 1010 C 10 | of each | binary coded decimel output |
| 15 | $10^{8} \mathrm{~A}$ | 30 | $10^{3} \mathrm{C}$ | 45 | 1010 D |  |  |

## REMOTE PROGRAMMING

All front panel functions can be remotely programmed except the Power on/off, Sample Rate, Clear Display, and test functions greater than 01. All the inputs are activated by a ground contact closure, or a " 0 " level TTL signal ( $0=$ true). The input load is equal to one low power shottky TTL load, plus a $10 \mathrm{~K} \Omega$ pullup to +5 volts.

## CONTROL LINE FUNCTIONS

REMOTE ENABLE - A low level on this line transfers counter control from the front panel keyboard to the rear panel remote programming connector.

INPUT DATA - A low level on this line initiates a data read cycle to read the function/program data contained on the 22 data input lines. If this line is held low the counter will continuously poll the input data.

DATA ACCEPTED - This signal is output from the counter to the controller. The line goes high when data is being read by the counter, and goes low upon completion of a data read cycle.

PROGRAM DATA - A low level on this line indicates that the 22 data lines will be interpreted as program data. A high level on this line indicates that these lines will be interpreted as function data.

## DATA LINE FUNCTIONS

RESET COUNTER - A low level on this line will reset the counter and initiate a new search for a valid signal.

UPDATE READING - A low level on this line will cause the counter to take a new reading, update the front panel display, and update the BCD output.

BAND SELECT (3 lines) - These lines select the band, or Test 01, in accordance with the following:

| C | B | A | BAND |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Test 01 |
| 0 | 0 | 1 | Band 1 |
| 0 | 1 | 0 | Band 2 |
| 0 | 1 | 1 | Band 3 |
| 1 | 0 | 0 | Band 4.1* |
| 1 | 0 | 1 | Band 4.2* |
| 1 | 1 | 0 | Band 4.3* |
| 1 | 1 | 1 | Band 4.4* |

[^0]RESOLUTION (4 lines) - These lines program the remote resolution. A four digit BCD number ( 0 through 9) will indicate the number of digits that are blanked.

DAC SELECT (4 lines) - These lines select the most significant digit of the DAC option (01), when it is installed in the counter. A hexadecimal number ( 1 to B ) will select digit 1 to 11 as the MSD of the 3 digits output to the DAC. Any other digit disables the DAC option.

HOLD MODE - A low level on this line will place the counter in the hold mode (data not updated until the counter is reset).

FAST CYCLE - A low level on this line will place the counter in the fast cycle mode (no display time).

POWER METER - A low level on this line will enable the power meter on counters with Option 02.

VIEW FUNCTION LINES (5 lines) - A low level on one of these lines will cause the counter to display the indicated function on the front panel and the BCD output. If more than one line is enabled at a time, the counter will display the first one found in the following order.

1. DAC Select
2. Frequency Limit Low
3. Frequency Limit High
4. Frequenty Offset
5. Power Offset

## PROGRAM LINE FUNCTIONS

PROGRAM SELECT (2 lines) - These two lines select one of four functions to be programmed by the program data in accordance with the following.

| SELECT <br> $b$ | BIT <br> $a$ |  | FUNCTION PROGRAMMED |
| :---: | :---: | :--- | :--- |
| 0 |  | 0 |  |
| 0 | 1 |  | Frequency limit low <br> 0 |
|  | 0 |  | Frequency limit high |
| 1 | 1 |  | Power Offset |

MINUS SIGN - When this line is low the four digits of programming data are interpreted as a negative number.

EXPONENT ( 3 lines) - These three lines are interpreted as a BCD number ( 0 to 7 ). This number is the power of 10 that is to be multiplied, times the four digits of data (data $\times 10^{x}$ ). This multiplier is used for all frequency input data, and is ignored for the power input data.

DIGIT 1 TO DIGIT IV ( 4 lines each) - These are four BCD digits that represent the input data. Digit 1 is the MSD and Digit IV is the LSD. For power input, a decimal point is located between Digit II and Digit III, and Digit IV is not used.

## DATA ENTRY

Preceeding any data entry sequence, the counter must be placed in the remote mode (remote enable line low). Once in remote mode, the input data line is brought low to initiate a data read sequence. The data read is normally function data. When the program data line is brought low, the data read will be interpreted as program data. The data accept line will go high to indicate that the data has been latched in, and will remain high while the counter processes this data

Figure $07-1$ shows the data entry timing sequence. The input data line debounce time (1) is typically 16 to 18 ms . Data is latched into the counter $48 \mu \mathrm{~s}$ before the data accept line goes high (2). As soon as the data accept line goes high, all data (except remote enable) can be removed. The data accept line stays high while the counter processes the input data. This process is data dependent, and can take from 1 to 140 ms (3). To prevent the counter from setting the poll mode, the input data line must go high within $100 \mu$ s after the data accept line goes low (4). If poll mode is set, the next data read cycle will occur between 0 and 100 ms after the high to low transition of the data accept line. After this first data read cycle, all subsequent data read cycles will occur at 100 ms intervals.


Figure 07-1. Data Entry Timing

## DATA ENTRY EXAMPLE

The following example remotely programs the counter to be in Band 3 with 1 kHz resolution, and a -160 MHz frequency offset.

1. Put counter in remote mode by bringing the remote enable line low.
2. Set the program data to be entered by bringing the program data line low.
a. Set digit $1=1$

Set digit 2=6
Set digit 3=0
Set digit $4=0$
b. Set the exponent $=5\left(1600 \times 10^{5}\right)$
c. Set program select $A=0, B=1$ (frequency offset)
d. Set minus sign low (negative offset)
3. Enter program data by bringing the input data line low until the data accept line goes high.
4. Set the remote function data.
a. Return all lines high except the remote enable line.
b. Set the resolution $A$ and $B$ lines low (resolution 3).
c. Set the Band select C line Iow (Band 3).

NOTE: Counters that do not have Option 06 (Band 4) will set Band 3, even with the select line $C$ high.
5. Enter function data by bringing the input data line low until the data accept line goes high.

## REMOTE PROGRAMMING PIN CONNECTIONS

| PIN | FUNCTION DATA | PROGRAM DATA |
| :---: | :---: | :---: |
| 1-5 | BCD Data (Do not use these pins) |  |
| 6-12 | Ground |  |
| 13 | DAC Select A | Digit II A |
| 14 | DAC Select B | Digit II B |
| 15 | DAC Select C | Digit II C |
| 16 | DAC Select D | Digit II D |
| 17 | Resolution A | Digit I A |
| 18 | Resolution B | Digit I B |
| 19 | Resolution C | Digit I C |
| 20 | Resolution D | Digit I D |
| 21-24 | No connection |  |
| 25 | Program Data 1 | Program Data 1 |
| 26 | Remote Enable ) Control Lines | Remote Enable) Control Lines |
| 27 | Input Data , Control Lines | Input Data , Control Lines |
| 28 | Data Accepted ) | Data Accepted ) |
| 29 | View Power Offset | Digit IV A |
| 30 | View Frequency Offset | Digit IV B |
| 31 | View Frequency Limit High | Digit IV C |
| 32 | View Frequency Limit Low | Digit IV D |
| 33 | View DAC Select | Digit III A |
| 34 | Power Meter Enable | Digit III B |
| 35 | Fast Cycle Mode | Digit III C |
| 36 | Hold Mode | Digit III D |
| 37 | Ground | Ground |
| 38-44 | No connection |  |
| 45 | Band Select A | Exponent A |
| 46 | Band Select B | Exponent B |
| 47 | Band Select C | Exponent C |
| 48 | (No function) | Minus Sign |
| 49 | Update Reading | Program Select A |
| 50 | Reset Counter | Program Select B |

## THEORY OF OPERATION

The BCD/REMOTE programming board takes data from the display and formats it as parallel data output for the rear panel. It also receives counter control and programming information from the 26 line input on the rear panel to provide for remote control of the counter.

## BCD THEORY OF OPERATION

During each update cycle, the counter checks for the existence of the BCD/RMT board. If the board exists, the program checks the state of the inhibit input. If the inhibit input is true ( +2 to +50 V on the input), the program jumps past the BCD output but the counter continues to update the display. If the input is low the program scans through each of the 11 digits (LSB to MSB). Each digit is checked, and any non-numerical digit is replaced by a zero. The resulting BCD digit is then sent to U 2 through 4 bits of port B of the PIA (U14). After each digit is made available to U2, 4 clock pulses (BCD Clock) are sent to U 2 (through U7) to shift all the data in the shift registers to the right by 4 bits ( 1 digit). At the end of these data shift pulses, a $B C D$ load pulse enters the new data into U2. When the last digit (MSB) is entered into U2, the sign bit is simultaneously entered into U1. After all the data has been entered into the shift register, the program sends out a 20 microsecond print command.

## REMOTE PROGRAMMING THEORY OF OPERATION

When the remote enable line is high, none of the other remote programming lines can effect the counter. When the remote enable line is brought low, the counter changes from local to remote operating conditions and switches control for the counter from the front panel keyboard to the rear panel remote programming connector. When in the remote mode, the counter waits for an input from the INPUT DATA request line. When the input data line is brought low, the data direction control line is sent low to put U9 in the low impedance buffer mode. The RMT LOAD line is then toggled to load all remote input data into the input registers (U8-U12). The counter then changes the data accepted output from a low to a high to indicate that the data has been read. The 8 bits of data into U14 (from U8 and U10), are read by the microprocessor. Groups of 4 clock pulses are then sent out (on the RMT CLOCK line), to shift the input data into U10 where the data is read by the microprocessor through U14. When all the data has been read, the data direction control line is returned to a high level, and the data accept line is returned to low, indicating the data has been accepted by the counter.

When the INPUT DATA line is held low, the counter sets a flag and returns to read the input data at approximately 100 millisecond intervals. This continues until the INPUT DATA line is returned to high, at which time the counter returns to the condition where it is waiting for a high to low transition on the INPUT DATA line.

When the remote enable line is returned to the high state (local mode), the counter exercises a clear display function and then returns to the (previous) local mode condition.


Figure 07-2. Remote Programming/BCD Output Simplified Block Diagram

OPTION 07 - REMOTE PROGRAMMING / BCD OUTPUT
2010231 - A

| $\begin{aligned} & \text { REF } \\ & \text { DES } \end{aligned}$ | DESCRIPTION | $\begin{aligned} & \text { EIP } \\ & \text { NO. } \end{aligned}$ | UNITS PER ASSY | TYP MFG NO. | $\begin{aligned} & \text { TYP } \\ & \text { FSCM } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 07 | REMOTE PROGRAMMING / BCD , PCB | 2020132 |  | EIP |  |
| -1 | Bail Mount Kit | 5000195 | 1 | 3475-1 | 76381 |
| -2 | Cable, Flat Ribbon (to A100 J2, J3) | 2040176-01 | 2 |  |  |
| -3 | PCB Assy, A102 A | 2020132 | 1 | EIP |  |
| C1 C2 thru | Tant, 33uF, 10\%, 10V | 2300015 | 1 | TAG-20-33/10-50 | 14433 |
| C5 | Cer, .01uF, 20\%, 100V | 2150003 | 4 | TAG-S10 | 56289 |
| Q1 | Transistor, NPN | 4704401 | 1 | 2N4401 | 04713 |
| R1 | Comp, 1 K, $5 \%, 1 / 4 \mathrm{~W}$ | 4010102 | 1 | RC07GF 102J | 81349 |
| R2 | Comp, 5.6K, 5\%, 1/4 W | 4010562 | 4 | RC07GF562J | 81349 |
| R3 | Comp, 10K, 5\%, 1/8 W | 4010103 | 1 | RC07GF 103J | 81349 |
| R4 | R2 |  |  |  |  |
| R5 | Comp, 2.7K, 5\%, 1/4 W | 4010272 | 2 | RC07GF272J | 81349 |
| R6 | R5 |  |  |  |  |
| R7 | R2 |  |  |  |  |
| R8 | R2 |  |  |  |  |
| RN1 thru RN3 | Network, $10 \mathrm{pin}, 10 \mathrm{~K}, \pm 2 \%, 1.25 \mathrm{~W}$ | 4170003 | 3 | 4310R-101-103 | 32997 |
| TP1 <br> thru <br> TP11 | . 040 Dia. Conn. Pin | 2620032 | 11 | 460-2970-02-03 | 71279 |
| U1 | 4 bit Shift Register | 3084195 | 4 | SN74LS195AN | 01295 |
| U2 |  |  |  |  |  |
| thru |  |  |  |  |  |
| U7 | 8 Bit Parallel OUT Register | 3074164 | 5 | DM74164 | 01295 |
| U8 | U1 |  |  |  |  |
| U9 | Line Driver/Octal Buffer Inverter | 3084244 | 1 | SN74LS244N | 01295 |
| U10 | U1 |  |  |  |  |
| U11 | 8 bit Shift Register | 3084166 | 2 | SN74LS166N | 01295 |
| U12 | U11 |  |  |  |  |
| U13 | Hex Inverter/Schmitt Trig. | 3087414 | 1 | SM74LS14N | 01295 |
| U14 | P.I.A. | 3086821 | 1 | MC6821 | 04713 |
| A105 |  |  |  |  |  |
| U16 | PROM Set | 2060002-05 | 1 |  |  |



2020132 - B

Figure 07-3. Remote Programming / BCD Output, Component Locator


Option 08 makes 545A/548A microwave counters fully compatible with the General Purpose Interface Bus (GPIB). With this option the counter can respond to remote control instructions and can output measurement results via the IEEE 488-1978 Bus interface. At the simplest level the counter can output data to other devices such as the HP 5150A Thermal Printer. In more sophisticated systems a calculator or other system controller can remotely program the counter, trigger measurements, and read results. Of course, a calculator or computer adds other benefits to a GPIB based measurement system. The calculator can manipulate data to compute the mean and standard deviation, check for linearity, and compare results to limits, or perform many other functions.

## GPIB FUNCTIONS IMPLEMENTED

The GPIB interface function subsets implemented are:

| SH1 | complete capability |
| :--- | :--- |
| AH1 | complete capability |
| T5 | basic talker, serial poll, Talk Only mode, unaddress if MLA |
| L3 | basic listener, Listen Only mode, unaddress if MTA |
| SR1 | complete capability |
| RL1 | complete capability |
| DC1 | complete capability |
| DT1 complete capability |  |

NOTE
When DEVICE CLEAR or SELECTED DEVICE CLEAR GPIB bus command is received, the counter will revert to the power on state. When DEVICE TRIGGER GPIB bus command is received, the counter will initiate a new frequency reading cycle. The converter will not be reset.

## SETTING ADDRESS SWITCH

The counter employs a decimal address switch located inside the unit. This is set for decimal address 19 at the factory. To verify the switch setting without removing the top of the counter, simply initiate test 10 ; enter $9 \mathrm{CO4}$ and read the address on the display. A description of test 10 can be found on page 6-7. After reading the address, terminate the test by pushing the clear display key.

The address switch is also used to put the counter in the Talk Only (to) or Listen Only (lo) mode. To put the counter in the Listen Only mode simply set the address switch to any number 41 or higher.

The counter can be put in four different modes of operation in the Talk Only mode. The following is a list of the address settings for entering these modes.

ADDRESS

32 Continuous output determined by SAMPLE RATE control. Exponent in scientific format.

33 Continuous output - fast active. SAMPLE RATE control inactive. Exponent in scientific format.

Continuous output determined by SAMPLE RATE control. Exponent in zero output format.

Continuous output - fast active. SAMPLE RATE control inactive. Exponent in zero output format.

## NOTE

In the Talk Only or the Listen Only mode, the address of the counter is always automatically set to decimal 0.

## DEVICE DEPENDENT DATA INPUT

It takes a specific amount of time for the counter to process the input data (error checking, formatting, changing the mode of operation, etc.). To prevent the data rate of the bus from slowing down while the counter is doing input data processing, the data is accepted as soon as it is available on the bus, and it is temporarily stored in memory. The size of the storage memory is 100 characters.

The users of the GPIB option need to be aware that there is a difference between accepting data and complying with it. If the counter is asked to output a reading before it has finished processing the input data, the output will be in error if the operator makes the assumption that the counter is in the mode that was just programmed. To prevent this, sufficient programmed delays must be provided, or use must be made of the counter's Service Request status byte. See Service Request (SR) command description.

## GPIB INSTRUCTION FORMAT

<OP CODE> <NUMBER> <TERMINATOR>
OPERATION CODE or OP CODE can take any of the following formats:
<LETTER> <LETTER> or <LETTER> <DIGIT> Example: FH (Frequency limit high) or B3 (band 3)

The NUMBER portion of the statement can take the form of any of the following:

```
<SIGN> <DIGIT STRING>
    Example: -2457
<SIGN> <DIGIT STRING> • <DIGIT STRING>
    Example: -3.483
```

NOTE: Spaces within the <OP CODE> and <NUMBER> portions of the instructions are always ignored.

The TERMINATOR allows the operator to choose the scale of an input number as well as implement special functions.

TERMINATOR $=\mathrm{G} / \mathrm{M} / \mathrm{K} / \mathrm{H} / \mathrm{D} / \mathrm{P} / \mathrm{C}$
$\mathrm{G}, \mathrm{M}, \mathrm{K}, \mathrm{H}$, represent $\mathrm{GHz}, \mathrm{MHz}, \mathrm{kHz}$ and Hz respectively
$\mathrm{D}=\mathrm{dB}, \mathrm{P}=$ clear data, (equivalent to "clear data" key on keyboard)
$\mathrm{C}=$ clear display (equivalent to "clear display" key on keyboard)

FORMAL DEFINITION OF INSTRUCTIONS

```
<OP CODE> <NUMBER> <TERMINATOR>
<OP CODE> ::=<LETTER> <LETTER> | <LETTER> <DIGIT>
<NUMBER> ::=<SIGN> <DIGIT STRING> |
    <SIGN> <DIGIT STRING> • <DIGIT STRING> |
        NULL
<TERMINATOR> }\because:=\mathrm{ G|M|K|H|D|P|C|NULL
<SIGN> ::=+|-|NULL
<DIGIT STRING> :: <DIGIT> <DIGIT> <DIGIT> .-.....
<LETTER> ::= A|B|C|D|E|F|G|H|I|J|K|L|M|N|
    O|P|O|R|S|T|U|V|W|X|Y|Z
<DIGIT> :: = 1|2|3|4|5|6|7|8|9|0
```


## PROGRAM CODE SET

Codes underlined indicate start-up conditions. These conditions are set by the device clear or selected device clear, or power on.

## DISPLAY

DA - Display Active: Output Frequency Reading to Front Panel and Bus
DP - Display Passive: Output Frequency Reading to Bus only
DN - Display Normal

## BAND

B1 - Band 1: $10 \mathrm{~Hz}-100 \mathrm{MHz}$
B 2 - Band 2: $10 \mathrm{MHz}-1 \mathrm{GHz}$
B3 - Band 3: $1 \mathrm{GHz}-18 \mathrm{GHz}$ (Model 545A) / 26.5GHz (Model 548A)
B4 - Band 4: (Model 548A / Option 06)

## RESOLUTION

R0 - Resolution $0=1 \mathrm{~Hz}$
R1 - Resolution $1=10 \mathrm{~Hz}$
R2 - Resolution $2=100 \mathrm{~Hz}$
R3 - Resolution $3=1 \mathrm{KHz}$
R4 - Resolution $4=10 \mathrm{KHz}$
R5 - Resolution $5=100 \mathrm{KHz}$
R6 - Resolution $6=1 \mathrm{MHz}$
R7 - Resolution $7=10 \mathrm{MHz}$
R8 - Resolution $8=100 \mathrm{MHz}$
R9 - Resolution $9=1 \mathrm{GHz}$

## MEASUREMENT FUNCTIONS

FA - Fast Active (Ignore sample rate Pot)
FP - Fast Passive (Terminates FA)
RS - Reset Basic Counter and Converter. Take a new reading after reset.
HA - Hold Active
HP - Hold Passive

## DATA MANIPULATION FUNCTIONS

FO - Frequency Offset. Take a new reading after data entry if counter not in hold.
PO - Power Offset. Take a new reading after data entry if counter not in hold.
*OA - Offset Active:
-Add Frequency Offset to Frequency Reading
-Add Power Offset to Power Reading if Power Meter Function is active
OP - Offset Passive (Terminates OA)
ML - Multiplier. Multiplies frequency readings by an integer number.

[^1]
## POWER METER

PA - Power Meter Option Active. Initiate a new gate.
PP - Power Meter Option Passive (Terminates PA)

## *MEASUREMENT PARAMETERS

FH - Frequency Limit High. Basic counter and converter will be reset after data entry.
FL _. Frequency Limit Low. Basic counter and converter will be reset after data entry.

## SELF-TEST FUNCTIONS

TA - Test Active.
TP - Test Passive. (clear test function)

## DATA FORMAT

EZ - Exponent Zero
ES - Exponent Scientific

## DATA OUTPUT

BR - Output both frequency and power readings
FR - Output frequency readings only
$P R$ - Output power readings only

## SERVICE REQUEST

SR - Service request enable

## DAC OPTION

DC - Select DAC option
*Measurement parameters: Standard Software Limits of 950 MHz (LOW) and 18.5 GHz (HIGH) ( 27 GHz for Model 548A) are featured in each counter at turn on.

## DESCRIPTION OF AVAILABLE COMMANDS

## DISPLAY

DA - Display Active - Outputs readings to both front panel and GPIB bus
DP - Display Passive - Outputs readings to GPIB bus only. It will decrease the cycle time of the counter.

DN - Display Normal - Resets display only; used for clearing error messages on the display. Cannot be used after verifying preprogrammed data such as Frequency Offsets or Frequency Limits. This OPCODE affects only the display.

## BAND

B1 - Selects Band 1
B2 - Selects Band 2
B3 - Selects Band 3
B4 - Selects Band 4. Requires an additional digit input to designate individual remote sensors.

Example: B41 = remote sensor 1 which covers range of 26.5 to 40 GHz .

## RESOLUTION

RO thru
R9 - Resolution 0 thru 9 - Picks the front panel resolution from 1 Hz to 1 GHz . Also chooses gate time which is related to resolution: $1 \mathrm{~Hz}=1 \mathrm{Sec}, 10 \mathrm{~Hz}=100 \mathrm{Sec} .100 \mathrm{~Hz}$ $=10 \mathrm{msec} .1 \mathrm{kHz}$ to $1 \mathrm{GHz}=1 \mathrm{msec}$.

## MEASUREMENT FUNCTIONS

FA - Fast Active - Causes the counter to go into the fast cycle mode of operation. In this mode, the front panel sample rate/hold control is inactive and the fastest sample rate is attained. The counter will not go into the Fast Active mode of operation until Hold Active is disabled.

FP - Fast Passive - Terminates FA.

RS - Reset Basic Counter and Converter - Re-acquires input signal and takes a new reading. Has the same function as manual reset button.

HA - Hold Active - The counter stops taking readings and the last frequency and power readings are displayed and held. The counter can be directed to take one reading when it is in this mode by sending Device Trigger or Selected Device Trigger GPIB bus command to the counter. It will also update the reading if the RS mnemonic is received.

HP - Hold Passive - Terminates HA.

## DATA MANIPULATION FUNCTIONS

FO - Frequency Offset - Enables entry of frequency offsets. (1 Hz resolution available.) A new gate will be initiated after data entry if counter is not in HOLD.

PO - Power Offset - Enables entry of power offsets. Take a new reading after data entry if counter is not in HOLD.

OA - Offset Active - Add frequency offset to frequency readings. Add power offset to power readings if power meter function is active.

OP - Offset Passive - Does not add frequency and power offset to readings.
ML - Multiplier - Enables entry of a 2-digit frequency readings multiplier. The multiplier must be an integer between 00 and 99 . The results are to 1 kHz resolution. A new reading will be initiated after the data entry if the counter is not in HOLD. If the results of the multiplications are larger than, or equal to 999.999999999 GHz , the counter will output 999.999999999 GHz to the bus if asked to output readings.

## POWER METER

PA - Power Active - Enables power meter option.
PP - Power Passive - Terminates power meter option.

## MEASUREMENT PARAMETERS

FH - Frequency Limit High - Enables entry of frequency limit high ( 10 MHz resolution available). The basic counter and converter will be reset after the data entry.

FL - Frequency Limit Low ... Enables entry of frequency limit low ( 10 MHz resolution available). The basic counter and conveter will be reset after the data entry.

## SELF-TEST FUNCTIONS

TA - Test Active - Enables the counter to perform the selected test function by entering the mnemonic TA followed by two digits. When Test 05, 08, 09, or 10 is active and the counter is being asked to output data, the data that is displayed on the front panel is the data being output.

The output data format is as follows:

## XXXXXXXXXXXXCRLF

$$
\begin{aligned}
& X=\text { alpha-numeric } \\
& C R=\text { carriage return } \\
& L F=\text { line feed }
\end{aligned}
$$

For detailed descriptions of tests 01 through 09 and test 11, see the section on Keyboard Controlled Circuit Tests.

Test 10 operates in the following manner:

1. To activate Test 10 input TA10.
2. To read the data stored in a specific memory location, input the address of the memory location in a four digit hexadecimal number. Enable the counter to talk and then read data from the counter.
3. To alter the data stored in a certain memory location:

If 2. has been-performed - input the desired data for that memory location.
If 2. has not been performed - input the memory address, followed by a two digit hexadecimal number.

TP - Test Passive - Terminates test function.

## DATA FORMAT

EZ - Exponent Zero - output format.
ES - Exponent Scientific - output format.

## DATA OUTPUT

BR - Output both frequency and power readings. (See section on output data format.)
FR - Output frequency readings only. (See section on output data format.)
PR - Output power readings only. (See section on output data format.)

## SERVICE REQUEST

SR - Service Request Enable - Enables the counter to send Service Request to the bus when a certain event has taken place in the counter. To enable the function, input SR followed by two decimal digits. The two digits are the decimal equivalent of the content of the eight bit status register. More than one bit of the status register can be set.

Decimal equivalent: $\begin{array}{lllllll}32 & 16 & 8 & 4 & 2 & 1\end{array}$


To disable the Service Request function, input SR00.

## NOTE

Even when the Service Request function is disabled, the Service Request status byte will still be continuously altered to reflect the internal states of the counter.

EXAMPLE: To enable service request on measurement available and input buffer empty, send SR33.

## DAC OPTION

DC - DAC Option - Enables the DAC option to convert three consecutive digits to an analog voltage, available on the rear panel. The output will reflect the display, and zeros are substituted for any non-numeric characters that appear. The output will be updated after every display update.

$$
\begin{aligned}
& \text { DC00 - turns DAC option off } \\
& \text { DC01 - selects } 1 \mathrm{~Hz} \text { digit } \\
& \text { thru } \\
& \text { DC12 - selects } 100 \mathrm{GHz}, 10 \mathrm{GHz} \text { and } 1 \mathrm{GHz} \text { digits. }
\end{aligned}
$$

## DATA OUTPUT FORMAT

The 545A／548A transmit the following string of characters to output a measurement．

| Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Format |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| EZ（Exponent Zero） | 万 | $\pm$ | D | D | D | D | D | D | D | D | D | D | D | D | E | 0 | CR | LF |
| ES（Exponent SCI）＊ | $\pm$ | D | D | D | D | D | D | D | D | D | D | D | D | D | E | D | CR | LF |
| Power＊＊ | ち | ち | ち | 万 | ち | ち | ち | B | 万 | ち | $\pm$ | D | D | D | － | D | CR | LF |
| Freq．＋Power |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| －FREQ in EZ mode： | ち | D D | D D | D | D | D | D | F | ， | ち | ち力 | ち6 | 万力 | D D | D | D | R LF |  |
| －FREQ in ES mode： |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R LF |  |

When the counter is in Test 05，08，09，or 10 ，the output will reflect the data on the display．The format is as follows：

$$
\begin{aligned}
& X X X X X X X X X X X X C R L F . \\
& \hbar=\text { Blank } \\
& D=\text { Digit } \\
& X=\text { Alpha-numeric } \\
& C R=\text { Carriage Return } \\
& L F=\text { Line Feed }
\end{aligned}
$$

＊in Exponent Scientific one digit represents the position of the decimal point．Exponent digit can be either $0,3,6$ ，or 9 ．
＊＊The power information always have the decimal point fixed for 0.1 dB resolution．

Under different output modes，the following counter outputs can be expected by a listener．

| OUTPUT <br> MODE | COUNTER <br> OPERATING <br> MODE | OUTPUT |
| :---: | :---: | :--- |
| BR | PA | FREQ＋PWR |
|  | PP | FREQ |
|  | TA01 | FREQ |
| FR | PA | FREQ |
|  | PP | FREQ |
|  | TA01 | FREQ |
| PR | PA | PWR |
|  | PP | -999.9 |
|  | TA01 | -999.9 |
| BR，FR |  |  |
| or PR | TA 05，08，09，or 10 | Data on front panel display |

## PROGRAM EXAMPLES

The examples given here assume an address setting of decimal 19 or ASCII talk address " S " and listen address " 3 " for the counter. By addressing the counter to listen and sending the following program string, it sets up the following measurement conditions.


The following programs illustrate how controllers function with the counter. These programs cause the counter to make a series of frequency measurements. The calculators read the measurements into memory and print the results. The programs assume the counter Talk and Listen address is decimal "19."

| HP 9825A | 0 : | $\operatorname{dim} A(10)$ |
| :---: | :---: | :---: |
|  | $1:$ | rem 7 |
|  | 2: | wrt 719, "B3R2FO-4.55M' |
|  | 3: | wait 300 |
|  | 4: | for $1=1$ to 10 |
|  | 5: | red 719, A (1) |
|  | 6 : | prt A (1) |
|  | 7: | next I |
|  | 8: | end |
| HP 9845A | 10: | output 719, "B3R2FO-4.55M ${ }^{\text {' }}$ |
|  | 15: | wait 300 |
|  | 20: | input 719, A |
|  | 30: | print "Frequency minus offset equals," A |
|  | 40: | Go to 20 |
| TED 4051 | 10: | print @19: "B3R2FO-4.55M' |
|  | 20: | input @ 19: A |
|  | 30: | print "Frequency minus offset equals," A |
|  | 40: | Go to 20 |

The 9825A program will cause the counter to take a series of ten readings, print them on the 9825A paper tape and stop. Notice that an offset of 4.55 MHz is subtracted from each reading.

The program shown for the 9845A and TEK 4051 cause the counter to make a frequency measurement and print that measurement. To end the program, initiate a "STOP" command. This is accomplished on the 9845A with the key labeled "STOP." On the TEK 4051 use the key labeled "BREAK." To restart the program enter the RUN statement followed by the line number that is printed in the INTERRUPT message.

## READING A MEASUREMENT

To read a measurement from the counter to a calculator, the counter must first be addressed to talk and the calculator to listen. The examples below indicate how a calculator may read a measurement from the counter.

$\left.\begin{array}{l}10 \text { enter 719, A } \\ 20 \text { print } A\end{array}\right\} H P 9845 A$

The EIP counters can use two different modes. HA which takes one reading then waits for a reset command or a Device Trigger GPIB Bus Command. In this condition the counter is sent a reset or Device Trigger and (when addressed to talk) a new reading is output to the BUS. The counter will hold that particular reading on the display until another reset command or Device Trigger command is received. The other mode is HP or HOLD PASSIVE. In this mode data is read out in a normal BUS fashion. The display automatically updates corresponding to the sample rate chosen. In this condition successive readings can be output without generating a reset or Device Trigger command each time.

| ADDRESS CHARACTERS |  | $\begin{aligned} & \text { ADDRESS } \\ & \text { CODES } \end{aligned}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Listen | Talk | binary |  |  |  |  | decimal |
|  |  | 5 | 4 | 3 | 2 | 1 |  |
| SP | @ | 0 | 0 | 0 | 0 | 0 | 00 |
| ! | A | 0 | 0 | 0 | 0 | 1 | 01 |
| " | B | 0 | 0 | 0 | 1 | 0 | 02 |
| \# | C | 0 | 0 | 0 | 1 | 1 | 03 |
| \$ | D | 0 | 0 | 1 | 0 | 0 | 04 |
| \% | E | 0 | 0 | 1 | 0 | 1 | 05 |
| \& | F | 0 | 0 | 1 | 1 | 0 | 06 |
| , | G | 0 | 0 | 1 | 1 | 1 | 07 |
| 1 | H | 0 | 1 | 0 | 0 | 0 | 08 |
| ) | 1 | 0 | 1 | 0 | 0 | 1 | 09 |
| * | J | 0 | 1 | 0 | 1 | 0 | 10 |
| + | K | 0 | 1 | 0 | 1 | 1 | 11 |
| , | L | 0 | 1 | 1 | 0 | 0 | 12 |
| - | M | 0 | 1 | 1 | 0 | 1 | 13 |
| . | N | 0 | 1 | 1 | 1 | 0 | 14 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 15 |
| 0 | P | 1 | 0 | 0 | 0 | 0 | 16 |
| 1 | Q | 1 | 0 | 0 | 0 | 1 | 17 |
| 2 | R | 1 | 0 | 0 | 1 | 0 | 18 |
| 3 | S | 1 | 0 | 0 | 1 | 1 | 19 |
| 4 | T | 1 | 0 | 1 | 0 | 0 | 20 |
| 5 | U | 1 | 0 | 1 | 0 | 1 | 21 |
| 6 | V | 1 | 0 | 1 | 1 | 0 | 22 |
| 7 | W | 1 | 0 | 1 | 1 | 1 | 23 |
| 8 | X | 1 | 1 | 0 | 0 | 0 | 24 |
| 9 | Y | 1 | 1 | 0 | 0 | 1 | 25 |
| : | $Z$ | 1 | 1 | 0 | 1 | 0 | 26 |
| ; | [ | 1 | 1 | 0 | 1 | 1 | 27 |
| $<$ | / | 1 | 1 | 1 | 0 | 0 | 28 |
| $=$ | ] | 1 | 1 | 1 | 0 | 1 | 29 |
| > | $\wedge$ | 1 | 1 | 1 | 1 | 0 | 30 |

* Decimal Talk/Listen Address is provided as a cross reference for those controllers which use decimal address.

Figure 08.1. Allowable Address Codes


DETALL A-A

| CONTACT | SIGNAL LINE | CONTACT | SIGNAL LINE |
| :---: | :---: | :---: | :---: |
| 1 | DIO 1 | 13 | DiO 5 |
| 2 | DIO 2 | 14 | 0106 |
| 3 | DIO 3 | 15 | 0107 |
| 4 | DIO 4 | 16 | 0108 |
| 5 | EOI | 17 | REN |
| 6 | DAV | 18 | GND.(6) |
| 7 | NRFD | 19 | GND. (7) |
| 8 | NDAC | 20 | GND. (8) |
| 9 | IFC | 21 | GND. (9) |
| 10 | SRQ | 22 | GND. (10) |
| 11 | ATN | 23 | GND. (11) |
| 12 | SHIELD | 24 | GND.LOGIC |



SEE GP.IB MANUAL FOR ACCEESS SETTING NSTKLCTIONS.

Figure 08-2. Location of GPIB in Counter

OPTION 08--GENERAL PURPOSE INTERFACE BUS



Figure 08-3. GPIB Component Locator


## OPTION 09 REAR PANEL INPUT

Option 09 provides rear panel input for $545 \mathrm{~A} / 548 \mathrm{~A}$ counters and counters equipped with option 06 in the following manner:

545A / 548A COUNTERS :

1. Reversing the converter assembly so that the Band 3 input connector protrudes through the hole in the rear panel that is identified as J113.
2. Reversing the Band 1 and Band 2 connectors to the holes marked J 111 and J 112 respectively on the rear panel.

## Option 06 Equipped Counters:

1. Reversing the converter assembly so that the Band 3 input connector protrudes through the hole in the rear panel that is identified as $\mathbf{J 1 1 3}$. Reversing the Remote Sensor and Band 3 jumper connectors to the holes marked J114A (Rmt. Sensor) and J114B (Band 3 connector) respectively.
2. Reversing the Band 1 and Band 2 connectors to the holes marked J 111 and J 112 respectively on the rear panel.

NOTE: The specifications for the counter do not change when the input is from the rear panel.

## OPTION 10 CHASSIS SLIDE

Option 10 equips your counter with the hardware required to mount the unit in a standard $19^{\prime \prime}$ wide console. With the chassis slide installed the counter can be serviced without removing it from the rack.

The option consists of:

OPTION 10-2010147
(1) Rack Mount Kit - 2010008-01
(3) Slide Set

- 5000189
(5) Side Panels -- 5210179
(7) Spacers $\quad-5210249$


1. All MTG HDWR and hole spacing conforms to MIL-STD-189.
2. To install slides in field; Remove top cover and top frame; Mount special side panels (5210179) on Std. enclosure.
3. Item numbers within symbol are on P/L 2010147. All other items assembled or exploded are shown for clarification or reference only.

## MODEL 590 FREQUENCY EXTENSION CABLE KIT

The kit, part number 2000025 contains:

1 - LO Cable (long) - 2040217
1 - IF Cable (short) - 2040218
1 - Adaptor (SMA to TNC) - 2610063
0-4 - Remote Sensors (Options 91 thru 94)

## REMOTE SENSOR OPTIONS

|  |  |  |
| :---: | :---: | :---: |
|  | PART NUMBER | FREQUENCY RANGE |
| 91 | 2030022 | $26.5-40 \mathrm{GHz}$ |
| 92 | 2030029 | $40-60 \mathrm{GHz}$ |
| 93 | 2030030 | $60-90 \mathrm{GHz}$ |
| 94 | 2030031 | $90-110 \mathrm{GHz}$ |

SPECIFICATIONS

| BAND 4 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Used with 548A/06 Counter and 590 Frequency Extension kit |  |  |  |  |
| OPTIONS | 91 | 92 | 93 | 94 |
| SELECT BAND | 41 | 42 | 43 | 44 |
| Waveguide Band <br> Range <br> Sensitivity (typ) <br> Waveguide Size <br> Waveguide Flange <br> Max. Input (typ) <br> Damage Level | $\begin{gathered} \mathrm{Ka} \\ 26.5-40 \mathrm{GHz} \\ .25 \mathrm{dBm}(-20 \mathrm{dBm} \min .) \\ \text { WR-28 } \\ \text { UG-599/U } \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ | $\begin{gathered} U \\ 40-60 \mathrm{GHz} \\ -25 \mathrm{dBm} \\ \mathrm{WR}-19 \\ \mathrm{UG}-383 / \mathrm{U} \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ | $\begin{gathered} E \\ 60-90 \mathrm{GHz} \\ -25 \mathrm{dBm} \\ \mathrm{WR}-12 \\ \text { UG-387/U } \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ | $\begin{gathered} \text { W } \\ 90-110 \mathrm{GHz} \\ -25 \mathrm{dBm} \\ \text { WR-10 } \\ \text { UG-387/ } \mathrm{U} \\ +5 \mathrm{dBm} \\ +10 \mathrm{dBm} \end{gathered}$ |

## INSTALLATION

Before connecting the remote sensor to the frequency source, verify that the power level is within the limits specified for the sensor.

Connect the long LO cable from the upper jack to the remote sensor. When using the sensor option 91, use the SMA-TNC adaptor in the $\mathbf{5 9 0}$ kit.

Connect the short IF cable from the lower jack to the Band 3 input.

## CAUTION

Static discharge or ground loops can damage or destroy the diode in a remote sensor. ALWAYS connect the LO cable to the counter first, then touch the shield to the body of the sensor before connecting.

Be sure that the counter and waveguide port, to which the sensor will connect have a common ground. If in doubt, connect with a ground strap before connecting the remote sensor.

## OPERATION

After connection, select Band 41, 42, 43 or 44 on the 548A counter (equipped with option 06). Select the band by:

$$
\text { PRESS: } \square \quad 4 \quad 1 \quad \text { or } 42,43 \text { or } 44 .
$$

Be certain that the band selected coincides with the remote sensor in use. See specifications Table.

## NOTE

Frequency limits (low/high) and power meter function (Option 02) only operate to 26.5 GHz .

## REPAIR

If loss of sensitivity occurs the diode in the sensor may be damaged. The 91 sensor diode can be replaced, all others require factory repair.

To replace the 91 sensor diode, unscrew the knurled cap and pull out the diode. Replace it with a 1N53B type diode that can be ordered from the manufacturer.

Alpha Industries, Inc.
20 Sylvan Road
Woburn, MA 01807
On order from EIP by part number 2730053.
EIP has an assembly exchange program for rapid repair of damaged units. Consult factory for details.

## SERVICE KIT

The service kit for the 545A/548A counter will contain the following items.

```
2000017 - SERVICE KIT
2020147 - GPIB/BCD EXTENDER CARD
2020184 - STANDARD EXTENDER BOARD
2020185 - BAND 2 EXTENDER BOARD
2040221 - CABLE, BNC TO SELECT
2040222 - CABLE, BNC TO PC JK
2040225 - CABEL, 3 WAY ADAPTOR
2610054 - TEST CABLE , BNC E/Z HK
5000094 - IC EXTRACTOR TOOL
```

This kit is useful as a carrying case.


[^0]:    * In counters that do not have Option 6, the C bit does not apply.

[^1]:    *In Start-up Condition, although OA is Active, "0" (zero) Frequency and Power Offsets are programmed.

