Errata

Title & Document Type: 5345A Operating & Service

Manual

Manual Part Number: 05345-90060

Revision Date: May 1994

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, semiconductor products and chemical analysis businesses are now part of Agilent Technologies. We have made no changes to this manual copy. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A.

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:

www.tm.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.



A3 INPUT ATTENUATOR

Equipment:

HP 3480A/3482A DVM Extender Cable 05345-60205 HP 180A Oscilloscope with 1810A Sampler HP 8640B Signal Generator

Setup:

- 1. Set LEVEL controls to PRESET.
- 2. Connect DVM between common and the cathode of diode A4CR1. Adjust A4R11 for an indication of 0 volts ±50 millivolts. Connect DVM between common and cathode of diode A4CR2. Adjust A4R13 for 0 volts ±50 millivolts.

NOTE

Allow a 5-minute warmup before performing adjustment procedure.

Bias Adjustment

- 1. Remove front panel display assembly, as outlined in Section III. Connect display assembly to counter, using extender cable. Place side of cable with "CINCH" on side of board with part number (05345-60004).
- 2. Connect DVM to U2 pin 15 (Channel B, U1 pin 15).
- 3. Adjust bias pot A4R44 (Channel B, A3R47) for a reading of 1.00V ±50 mV.

The following adjustments are done with the bottom cover and bottom air filter removed. The front panel display assembly is installed in the instrument.

Sensitivity Adjustment:

1. Set 5345A controls as follows:

Input Impedance	2
ATTEN (A&B)	L
Input Coupling DO	,
Input Amplifier Control SEI)
SLOPE (A&B)	۰
LEVEL Control PRESET	٦.

- 2. Set 8640B Signal Generator output to 100 MHz at 100 mV rms into 50Ω .
- 3. Set 180A Oscilloscope controls as follows:

AC/DC	DC
MAGNIFIER	X 1
DISPLAY II	NΤ

4. Set 1810A Sampler controls as follows:

DISPLAY FILTERED
MODE A
POLARITY + UP
mV/DIV 200
TIME/DIV (outer knob) 10 nSEC
TIME/DIV (inner knob)
CW SLOPE +
SCAN SWEEP
DIRECT/EXPANDED EXPANDED
SCAN knob almost fully cw

- 5. Disconnect the two white cables connected to the A9 board. Channel A output cable is the longer of the two. Connect these cables through an adapter connector (HP part number 1250-0831) to the oscilloscope's inputs.
- 6. Adjust A4R2 and A4R11 (Channel B, A4R5 and A4R13) for a signal on oscilloscope.
- 7. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position.
- 8. Ajust A4R2 (Channel B, A4R45) for 50% duty cycle.
- 9. Set 8640B output to 20 mV rms.
- 10. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position. Readjust A4R2 (Channel B, A4R5) for 50% duty cycle if required.

A4 INPUT TRIGGER

Equipment:

HP 3480A/3482A DVM HP 180A Oscilloscope with 1810A Sampler HP 8640B Signal Generator

NOTE

Allow a 5-minute warmup before performing adjustment procedure.

The following adjustments are done with the bottom cover and bottom air filter removed. The front panel display assembly is installed in the instrument. See Section III for removal of air filter.

Bias Adjustment:

- 1. Adjust A4R2 (Channel B, A4R5) offset pot to midpoint.
- 2. Connect 412A to A4U2 pin 3 (Channel B, A4U1 pin 3).
- Adjust A4R16 (Channel B, A4R19) bias pot for a reading of +800 mV ±50 mV.

NOTE

NOTE — If A4U2 (Channel A) or A4U1 (Channel B) are replaced, the value of A4R15 (Channel A) or A4R18 (Channel B) may have to be increased in value to meet the 800 mV ± 50 mV specifications. An increase of approximately 10Ω increases adjustment range of A4R16 or A4R19 approximately 100 mV.

Sensitivity Adjustment:

Set 5345A controls as follows:

Input Impedance	\dots 50 Ω
ATTEN (A&B)	X1
Input Coupling	DC
Input Amplifier Control	SEP
SLOPE (A&B)	+
LEVEL Control	

411

Table 5-6. Adjustment Procedures (Continued)

- 2. Set 8640B Signal Generator output to 100 MHz at 100 mV rms into 50Ω .
- 3. Set 180A Oscilloscope controls as follows:

AC/DC	DC
MAGNIFIER	X1
DISPLAY I	NT

4. Set 1810 Sampler controls as follows:

DISPLAY FILTERED
MODE A
POLARITY + UP
mV/DIV 200
TIME/DIV (outer knob) 10 nSEC
TIME/DIV (inner knob) 2 nSEC
CW SLOPE +
SCAN SWEEP
DIRECT/EXPANDED EXPANDED
SCAN knob almost fully cw

- 5. Disconnect the two white cables connected to the A9 board. Channel A output cable is the longer of the two. Connect these cables through an adapter connector (HP part number 1250-0831) to the oscilloscope's inputs.
- 6. Adjust A4R2 (Channel B, A4R5) for a signal on oscilloscope.
- 7. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position.
- 8. Set 8640B output to 10 mV rms.
- 9. Adjust A4R2 (Channel B, A4R5) for 50% duty cycle.
- 10. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position. Readjust A4R2 (Channel B, A4R5) for 50% duty cycle if required.

Table 7-5. A3/A4 Parts List

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3 A3	05345-60039 05345-60038	1 1	INPUT ATTENUATOR (OPTION 012) INPUT ATTENUATOR ASSY (SERIES 1644)	28480 28480	05345-60039 05345-60038
A3C1 A3C2 A3C3 A3C4 A3C5	0160-0551 0160-0551 0160-4531	2	CAPACITOR-FXD .01UF +100-01 400WVDC CER CAPACITOR-FXD .01UF +100-03 400WVDC CER STRAY CAPACITANCE CAPACITOR-FXD 2.2 ±.25PF 50WVDC CER CHIP NOT ASSIGNED	28480 28480 28480	0160-0551 0160-0551 0160-4531
A3C6 A3C7 A3C8 A3C9 A3C10	0160-4531 0160-0552 0150-0072	2 2	STRAY CAPACITANCE CAPACITOR-FXD 2.2 ± 25PF 50WVDC CER CHIP NOT ASSIGNED CAPACITOR-FXD 100PF ←-5% 400HVDC CER CAPACITOR-FXD 200PF ←-5% 1000HVDC CER	28480 28480	0160-4531 0160-0552 0150-0072
A3C11 A3C12 A3C13 A3C14 A3C15	0150-0572 0150-0072 0160-3879 0160-3879	55	CAPACITOR-FXD 100PF +-5% 400HVDC CER CAPACITOR-FXD 200PF +-5% 1003HVDC CER CAPACITOR-FXD .01UF +-20% 100HVDC CER CAPACITOR-FXD .01UF +-20% 100HVDC CER	28480 28480 28480 28480 28480	0160-0552 0150-0072 0160-3879 0160-3879
A3C16 A3C17 A3C18	0160-3879		CAPACITOR-FXD .01UF +-20% 100WVDC CER CAPACITOR-FXD .01UF +-20% 100WVDC CER NOT ASSIGNED	28480 28480	0160-3879 0160-3879
A 3C 20	0160-3876 0160-3878	11 41	CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER	28480 28480	0160-3876 0160-3878
A 3C 21 A 3C 22 A 3C 23 A 3C 24 A 3C 25 A 3C 26 A 3C 26	0160-3876 0160-3878 0160-3878 0160-3878 0160-3878 0160-3878 0160-3879		CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1003PF20% 100WVDC CER CAPACITOR-FXD 1003PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 0.01UF +-20% 100WVDC CER	28480 28480 28480 28480 29480 28480 28480	0160-3876 0160-3879 0160-3878 0160-3878 0160-3878 0160-3878 0160-3879
A3CR1 A3CR2 A3CR3 A3CR4 ►A3CR5 ►A3CR6 ►A3CR7 ►A3CP7	1901-0376 1901-0376 1901-0376 1901-0376 1901-0376 1901-0040 1901-0040 1901-0040	32	DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-SWITCHING 2NS 30V 50MA	28480 28480 28480 28480 28480 28480 28480 28480 28480	1901-0376 1901-0376 1901-0376 1901-0376 1901-0040 1901-0040 1901-0040 1901-0040
A3J1A A3J1B A3J2 A3J3	1251-2034 1251-2034 1250-1163 1250-1163	8 2	CONNECTOR; PC EDGE; 10-CONT; DIP SOLDER CONNECTOR; PC EDGE; 10-CONT; DIP SOLDER CONNECTOR-RF BNC FFM SGL HOLE RR CONNECTOR-RF BNC FFM SGL HOLE RR	71785 71785 28480 28480	252-10-30-300 252-10-30-300 1250-1163 1250-1163
A 301 A 302 A 303 A 304 A 305	1855-0225 1855-0225 1854-0215 1854-0215 1854-0215	2 9	TRANSISTOR, JFET, DUAL N-CHAN D-MOCE SI TRANSISTOR, JFET, DUAL N-CHAN D-MODE SI TRANSISTOR NPN SI PD=310MW FT=300MHZ TRANSISTOP NPN SI PD=310MW FT=300MHZ TRANSISTOR NPN SI PD=310MW FT=300MHZ	28480 28480 04713 04713 04713	1855-0225 1855-0225 SPS 3611 SPS 3611 SPS 3611
A306	1854-0215		TRANSISTOR NPN SI PD=310MW FT=300MHZ	04713	SPS 3611
A 3R 1 A 3R 2 A 3P 3 (FOR R3) A 3P 4	0698-8382 0757-0072 1251-2229 0698-8881	1 2 2 2	RESISTOR 25 5% .25M C TC=0+-150 NOT ASSIGNEC RESISTOR 49.9 1% .5M F TC=0+-100 CONNECTOR; 1-CONT SKT .033 DIA RESISTOR 900K5%.25W C TC=0+-150	28480 19701 00779 28480	0698-8392 MF7C1/2-70-49R9-F 1-331677-3 0698-8881
A3R5 A3R6 (FOR R6) A3P7 A3R8	0698-8880 0757-0072 1251-2229 0698-8881 0698-8880	2	RESISTOR 100K 5% .15W C TC=0+-150 RESISTOR 49-9 13 -5W F TC=0+-100 CONNFCTOR;1CCNT SKT .033 DIA RESISTOR 900K 5% .25W C TC=0+-150 RESISTOR 100K 5% .15W C TC=0+-150	28480 19701 00779 28480 28480	0698-8880 MF7C1/2-T0-49R9-F 1-331677-3 0698-8881 0698-8880
A 3R 9 A 3R 10 A 3R 11 A 3R 12 A 3R 13	2100-0597 0683-2025 2100-0597 0683-2025 0698-8381	2 9	RESISTOR-VAR W/SW 100K 20% CC SPST-SW RESISTOR 2K 5% .25M FC TC=-400/+700 RESISTOR-VAR W/SW 100K 20% CC SPST-SW RESISTOR 2K 5% .25M FC TC=-400/+700 RESISTOR 2K 5% .25M FC TC=-0+-150	28480 01121 28480 01121 28480	2100-0597 C82025 2100-0597 C82025 0698-8381
A 3R 14 A 3R 15 A 3R 16 A 3R 17 A 3R 18	0683-5115 0698-8381 0683-5115 0683-1055 0683-1055	14 2	RESISTOR 510 5% .25W FC TC=-400/+600 RESISTOR 50 5% .15W C TC=0+-150 RESISTOR 510 5% .25W FC TC=-400/+600 RESISTOR 1M 5% .25W FC TC=-800/+900 RESISTOR 1M 5% .25W FC TC=-800/+900	01121 28480 01121 01121 01121	C85115 0698-8381 C85115 C81055 CR1055
A 3R 19 A 3R 20 A 3R 21 A 3P 22 A 3R 23	0698-8615 0698-8615 0757-0420 0698-6241 0757-0420	4 6 2	RESISTOR 75K 1% 1/20W RESISTOR 75K 1% 1/20W RESISTOR 75C 1% 1/25W F TC=0+-100 PESISTOP 75C 5% 1/25W CC TC=0+892 RESISTOR 75D 1% 1/25W F TC=0+-100	28480 28480 24546 01121 24546	0698-8615 0698-8615 C4-1/8-70-751-F 887515 C4-1/8-70-751-F
A 3F 24 A 3R 25 A 3R 26 ► A 3R 27 A 3R 28	0757-0420 0698-6241 0757-0420 0683-1125 0698-8615		RESISTUR 750 1% .125M F TC=0+-100 RESISTOR 750 5% .125M CC TC=0+882 RESISTOR 750 1% .125M F TC=0+-100 RESISTOR 1.1K 5% .25M FC TC=-400/+700 RESISTOR 75K 1% 1/20W	24546 01121 24546 01121 28480	C4-1/8-T0-751-F B87515 C4-1/8-T0-751-F C81125 0698-8615

[►] NOT IN OPTION 012.

Table 7-5. A3/A4 Parts List (Continued)

Table 7-5. A3/A4 Parts List (Continued)						
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number	
A 3R 29 A 3R 30 A 3R 31 A 3R 32 A 3R 32	0698-8615 0698-6293 0683-1525 0698-5178 0698-3113	2 1 5 4	RESISTOR 75K 1% 1/20W RESISTOR 10 5% -125W CC TC=0+588 RESISTOR 1-5K 5% -25W FC TC==0+700 RESISTOR 1-5K 5% -125W CC TC=0+882 RESISTOR 100 5% -125W CC TC=0+888	28480 01121 01121 01121 01121	0698-8615 881005 Ce1525 881525 881015	
A 3R 34 A 3R 35 A 3F 36 A 3R 37	0757-0802 0698-3113 0757-0802 0698-3378 0683-1025	2 17 2	RESISTOR 162 1% -5W F TC=0+-100 RESISTOR 100 5% -125W CC TC=0+588 RESISTOR 162 1% -5W F TC=0+-100 RESISTOR 51 5% -125W CC TC=-0+588 RESISTOR 1000 5% .25W CC TC=-400/+800	19701 01121 19701 01121 01121	MF7C-1/2-T0-162R-F 881015 MF7C-1/2-T0-162R-F 885105 CB1025	
A 3R 38 A 3R 39 A 3R 40 A 3R 41 A 3R 42	0698-3378 0698-31025 0698-3113 0698-3113 0698-6984	2	RESISTOR 51 5% .25W CC TC=-400/+800 RESISTOR 1000 5% .25W CC TC=-400/+800 RESISTOR 100 5% .125W CC TC=0+588 RESISTOR 100 5% .125W CC TC=0+588 RESISTOR 470 5% .125W CC TC=0+882	01121 01121 01121 01121 01121	BB5105 CB1025 BB1015 BB1015 BB4715	
A3R44 A3R44 A3R45 A3R46 A3R47	2100-1788 0683-2415 0698-6984 2100-1788 0698-5564	1	RESISTOR-VAR TRMR 500 0HM 10% C TOP ADJ PESISTOR 240 5% -25% FC TC=-400/+600 RESISTOR 470 5% -125% CC TC=0+882 RESISTOR-VAR TRMR 500 0HM 10% C TOP ADJ RESISTOR 240 5% -125% CC TC=0+882	84048 01121 01121 84048 01121	170-501 CB2415 BB4715 170-501 BB2415	
A 3R 48 ► A 3R 49 ► A 3P 50 A 3R51 TO A 3R54 A 3P 55	0698-6283 0683-1125 0683-1125 0698-3378 0683-4715	8	RESISTOR 10 5% .125W CC TC=0+588 RESISTOR 1.1K 5% .25W FC TC=-400/+700 RESISTOR 1.1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 470 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	881005 CB1125 CR1125 885105 CR4715	
A 3R 56 A 3R 57 A 3R 58 A 3R 59 to A 3R 62 A 3S 1 (FOR S1) A 3S 2 (FOR S2) A 3S 3	0698-3378 0683-4715 0683-5105 05345-60100 1460-0603 05345-60100 1460-0603 05345-60101	6 6	RESISTOR 51 5% -125M CC TC=0+588 RESISTOR 470 5% -25M FC TC=-400/+600 RESISTOR 51 OHM 5% WW CF LEVER/SLIDE ASSY SPRING WFRM -014-DD MUM LEVER/SLIDE ASSY SPRING WFRM -014-DD MUM SLIDE ASSY, P.C. SHITCH SPRING, DETENT	01121 01121 01121 28480 28480 28480 28480 28480 28480 28480	8R5105 CR4715 CB5105 05345-60100 1460-0603 05345-60100 1460-0603 C5345-60101 5020-3440	
(FOR S3) A3S4 (FOR S4) A3S5 (FOR S5) A3S6 (FOR S6)	5027-3440 05345-60100 1460-0603 05345-60100 1460-0603 1460-0603		LEVER/SLIDE ASSY SPRING WFFM .014-0D MUW LEVER/SLIDF ASSY SPRING WFFM .014-0D MUW LEVER/SLIDE ASSY SPRING WFFM .014-0D MUW	28480 28480 28480 28480 28480 28480	05345-60100 1460-0603 05345-60100 1460-0603 05345-60100 1460-0603	
A 35 7 (FOR S7) A 35 B A 35 S	05345-60100 1460-0603 3101-1596 3101-1596	2	LEVER/SLIDE ASSY SPRING WERM .014-00 MUM SWITCH-SL DPOT-NS MINTR 1A 125VAC SWITCH-SL DPOT-NS MINTR 1A 125VAC	28480 28480 28480 28480	05345-60100 1460-0603 3101-1596 3101-1596	
A 3U 1 A 3U 2	1826~0088 1826-0088	2	IC. LIN 114-BIT WITE BAND AMPL IC. LIN 114-BIT WIDE BAND AMPL	28480 28480	1826-0088 1826-0088	
A 30 2	05345-40002	4	GUIDE (SWITCH TRACK)	28480	05345~40002	
A4	05345-60004	1	INPUT TRIGGER ASSY (SERIES 1612)	28480	05345-60004	
A4C1 A4C2 A4C3 A4C4 A4C5	0160-3879 0160-3879 0160-3879 0160-3879 0160-3878	1	CAPACITOR-FXD -01UF +-20% 100MVDC CER CAPACITOP-FXD -01UF +-20% 100MVDC CER CAPACITOR-FXD -01UF +-20% 100MVDC CER CAPACITOR-FXD -01UF +-20% 100MVDC CER CAPACITOR-FXD 1000PF +-20% 100MVDC CER	28480 28480 28480 28480 28480	0160-3879 0160-3879 0160-3879 0160-3879 0160-3878	
A4C6 A4C7 A4C8 A4C9 A4C10	0160-3878 0160-3878 0160-3878 0160-3878 0160-3878		CAPACITOR-FXD 1000PF +-20% 100WYDC CER	28480 28480 28480 28480 28480		
A4C11 A4C12 A4C13 A4C14 A4C15	0160-3876 0189-0428 0180-0429 0160-3876 3180-0428	4	CAPACITOR-FXC: 68UF+-20% 6VDC TA-SOLID CAPACITOR-FXO 47PF +-20% 200WVDC CER CAPACITOR-FXD; 68UF+-20% 6VDC TA-SOLID	28480 28480 28480 28480 28480	0180-0428 0180-0428 0160-3876 0180-0428	
A4C16 A4C17 A4C18 A4C19 A4C20	0180-0428 0160-3876 0160-3878 0160-3879 0160-3876		CAPACITOR-FXD: 68UF+-20% 6VDC TA-SOLID CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000F +-20% 100WVDC CER CAPACITOR-FXD 01UF +-20% 100WVDC CER CAPACITOR-FXD 47PF +-20% 200WVDC CER	28480 28480 28480 28480 28480	0160-3876 0160-3878 0160-3879 0160-3876	
A4C21 A4C22 A4C23 A4C24 A4C25 A4CR1 A4CR2	0160-3878 0160-3876 0160-3876 0160-3876 0160-3876 1902-0074	3	CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 47PF +-20% 200WVDC CER DIODE-ZNR 7.15V 5% DO-7 PD=.4W TC=+.047% DIODE-ZNR 7.15V 5% DO-7 PD=.4W TC=+.047%	28480 28480 28480 28480 28480 04713	0160-3876 0160-3876 0160-3876	

NOT IN OPTION 012.

Table 7-5. A3/A4 Parts List (Continued)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A4CR3 A4CR4 A4L1 A4L2 A4L3 A4L4	1902-3036 1902-3036 9 100-1788 9 100-1788 9 100-1788 9 100-1788 9 100-1620	5	DIODE ZENER 3.16V 5% DO-7.4W DIODE ZENER 3.16V 5% DO-7.4W COIL: FXD: NON-MOLDED RF CHOKE: .75UH COIL: FXD: NON-MOLDED RF CHOKE: .75UH COIL: FXD: NCN-MOLDED RF CHOKE: .75UH COIL: FXD: NCN-MOLDED RF CHOKE: .75UH COIL: FXD: NON-MOLDED RF CHOKE: .75UH COIL-FXD: NON-MOLDED RF CHOKE: .75UH	04713 04713 02114 02114 02114 02114 24226	SZ 10939-38 SZ 10939-38 VK200-20/48 VK200-20/48 VK200-20/48 VK200-20/48 VK200-20/48
A4L 6 A4L 7 A4L 8	9100-1620 9100-0549 9100-0549	2	COIL-FXD MOLDED RF CHOKE 15UH 10% COIL-FXD MOLDED RF CHOKE 22UH 10% COIL-FXD MOLDED RF CHOKE 22UH 10%	24226 06560 06560	15/152 4422-8K 4422-8K
A4R1 A4R2 A4R3 A4R4 A4R5	0698-5178 2100-1788 0698-5178 0698-5178 2100-1789		RESISTOR 1.5K 5% .125W CC TC=0+882 RESISTOR-VAR TRMR 500 DHM 10% C TOP ADJ RESISTOR 1.5K 5% .125W CC TC=0+882 RESISTOR 1.5K 5% .125W CC TC=0+882 RESISTOR-VAR TRMR 500 DHM 10% C TOP ADJ	01121 84048 01121 01121 84048	BB1525 170-501 BB1525 BB1525 170-501
A4R 6 A4P 7 A4R 8 A4R 9 A4R 10	0698-5178 0698-3378 0698-3378 0698-3378 0698-3378		RESISTOR 1.5K 5% .125W CC TC=0+882 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 51 5% .125W CC TC=0+588	01121 01121 01121 01121 01121	881525 885105 885105 885105 885105
A4R 11 A4R 12 A4P 13 A4R 14 A4P 15	2100-3216 0698-8623 2100-3216 0698-8623 0757-0913	2 2 3	RESISTOR-VAR TRMR 10KOHM 20% C TOP ADJ RESISTOR-VAR TRMR 10KOHM 20% C TOP ADJ RESISTOR 360 2% .125W F TC=0+-100	32997 28480 32997 28480 24546	3339H-1-103 0698-8623 3339H-1-103 0698-8623 C4-1/8-TO-361-G
A4R16 A4R17 A4R18 A4R19 A4R20	2103-1984 0698-5183 0757-0913 2100-1984 0698-5183	2 ?	RESISTOR-VAR TRMR 100 OHM 10% C TOP ADJ RESISTOR 4.3K 5% .125W CC TC=0+882 RESISTOR 360 2% .125W F TC=0+-100 RESISTOR-VAR TRMR 100 OHM 10% C TOP ADJ RESISTOR 4.3K 5% .125W CC TC=0+882	84048 01121 24546 84048 01121	170-101 884325 C4-1/8-TO-361-G 170-101 884325
A4P 21 A4R 22 A4R 23 A4R 24 A4R 25	0686-6815 0757-0407 0686-6815 0757-0407 0683-1125	2 7	RESISTOR 680 5% .5W CC TC=0+529 RESISTOR 200 1% .125W F TC=0+-100 RESISTOR 680 5% .5W CC TC=0+529 RESISTOR 200 1% .125W F TC=0+-100 RESISTOR 1.1K 5% .25W FC TC=-400/+700	01121 24546 01121 24546 01121	E86815 C4-1/8-T0-201-F E86815 C4-1/8-T0-201-F C81125
A4R 26 A4R 27* A4R 28 A4R 29*	0683-1125 0683-5105 0683-1125 0683-5105	9	RESISTOR 1.1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .25W FC TC=-400/+500 #FACTORY SELECTED PART RESISTOP 1.1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .25W FC TC=-400/+500	01121 01121 01121 01121	C81125 C85105 C81125 C85105
A4F 30 A4R 31 A4R 32 A4P 33 A4R 34	0693-1125 0698-3378 0683-4715 0698-3378 0683-4715		*FACTORY SELECTED PART RFSISTOR 1.1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 51 5% .125W CC TC=0+583 RFSISTOR 470 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	C01125 B05105 C04715 B05105 C04715
A4R 35 A4R 36 A4R 39 A4R 40 A4P 41	0683-2425 0693-2475 0698-3111 0698-3111 0698-3378	4 2	RESISTOR 2.4K 5% .25W FC TC=-400/+700 RESISTOP 2.4K 5% .25W FC TC=-400/+700 RESISTOR 30 5% .125W CC TC=0+-850 RESISTOR 30 5% .125W CC TC=0+-850 RESISTOR 51 5% .125W CC TC=0+588	01121 01121 01121 01121 01121	CB2425 CB2425 BB3005 BB3005 BB5105
р 4R 42 A 4R 43 A 4P 44	0683-1615 0698-3378 0683-1615	2	RESISTOR 160 5% -25W FC TC=-400/+600 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 160 5% -25W FC TC=-400/+600	01121 01121 01121	CR1615 885105 CB1615
A4U1 A4U2 A4U3 A4U4	1826-0290 1826-0290 1826-0021 1826-0021	2	IC:AMPLIFIER IC:AMPLIFIER IC:LM310H IC:LM310H	28480 28480 27014 27014	1826-0290 1826-0290 LM310H LM310H

See introduction to this section for ordering information







Figure 7-3. A3 Input Attenuator Assembly










Equipment: 180A with 1810A


Schmitt trigger output taken from A5 cable, using BNC-tosubminature adaptor, part number 1250-0831.

Figure 1. (100 MHz)




200 mV/DIV, 5 nS/DIV, + SLOPE, EXPANDED

Figure 2. (500 MHz)



200 mV/DIV, 2 nS/DIV, + SLOPE, EXPANDED



Operating and Service Manual

HP 5345A Electronic Counter

HP 5345A ELECTRONIC COUNTER

OPERATING AND SERVICE MANUAL

HP 5345A SERIAL PREFIX: 3103

This manual applies directly to HP 5345A Electronic Counters having serial number prefix 3103.

NEWER INSTRUMENTS

This manual, with enclosed "Manual Changes" sheet, applies to HP 5345A Electronic Counters having serial number prefixes as listed on the "Manual Changes" sheets.

OLDER INSTRUMENTS

For serial prefixes below 3103, refer to Section VII for manual backdating.

©HEWLETT-PACKARD COMPANY 1986, 1994 5301 STEVENS CREEK BLVD, SANTA CLARA, CA 95052-8059

MANUAL PART NUMBER: 05345-90060 Printed: MAY 1994



CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

WARRANTY

This Hewlett-Packard instrument product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

For warranty service or repair, this product must be returned to a service facility designated by HP. Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

TABLE OF CONTENTS

Section		Title	Page
I.	GENE	RAL INFORMATION	1-1
	1-1.	Description	1-1
	1-4.	Instrument Identification and Manual Changes	1-1
	1-6.	Options	1-1
	1-8.	Accessories	1-1
II.	INSTA	ALLATION	2-1
	2-1.	Introduction	2-1
	2-3.	Unpacking and Inspection	2-1
	2-5.	Power Requirements	2-1
	2-7.	Line Voltage Selection	2-1
	2-13.	Power Cable	2-2
	2-15.	HP-IB Interface Connections	2-3
	2-19.	HP-IB Talk/Listen and Address Switches	2-4
	2-22.	HP-IB Descriptions	2-4
	2-24.	Repacking for Shipment	2-4
	2-26.	Environment During Storage and Shipment	2-4
III.	OPER	ATION AND PROGRAMMING	3-1
	3-1.	Introduction	3-1
	3-3.	Measurement Technique	3-1
	3-5.	Operating Modes	3-1
	3-7.	Frequency Mode	3-1
	3-10.	Period Modes	3-1
	3-15.	Time Interval Modes	3-2
	3-24.	Ratio Measurements	3-3
	3-29.	Totalize Mode	3-4
	3-34.	Input Triggering	3-4
	3-36.	Excessive Gate Time	3-5
	3-38.	External Arming and Gating	3-5
	3-40.	External Arming	3-5
	3-42.	External Gating	3-6
	3-47.	Time Interval Measurements	3-6
	3-51.	Display	3-8
	3-53.	Display Position	3-8
	3-55.	Asterisk	3-8
	3-59.	Arm Light	3-8
	3-61.	Gate Light	3-8
	3-63.	Lamp Test	3-8
	3-66.	Cooling	3-9
	3-68	Air Filter Cleaning	3-9
	3-70.	Remote Programming via the Hewlett-Packard Interface Bus	3-25
	3-71.	Introduction	3-25
	3-74.	Interface System Terms	
	3-76.	HP-IB Description	
	3-84.	HP-IB Control Lines	3-26
	3-85.	HP-IB Transfer Control Lines	= -
	3-88.	Address Selection	
	3-91.	Addressing the 5345A for Talk and Listen	
	3-93.	Output Modes	
	3-95.	Computer Dump	
	3-99.	Talk Output Mode	
	3-101.		
	3-104.	Program Function Descriptions	3-29

TABLE OF CONTENTS (Continued)

Section		Title	Page
	3-105.	Program Codes and Universal Commands for Option 012	9.90
	3-105. 3-107.	Modes of Operation	
	3-107. 3-110.	Starting a Measurement Procedure	
	3-110. 3-112.	Programming Examples	
	3-112. 3-115.	Example Program 1: Triggering a Measurement	
	3-117.	Example Program 2: Start/Stop Totalize	
	3-117. 3-119.	Example Program 3: Frequency Averaging Using External Gate	
	3-113. 3-121.	Example Program 4: Computer Dump Mode	
	3-121. 3-123.	Option 012 Factory Installed Remote Programming	
	3-126.	Features	
	3-120. 3-128.	Special Programming Considerations (not in Option 011)	
	3-120. 3-130.	Example Program: Time Interval Measurements of Pulse Width	
1737	THEAD	RY OF OPERATION	
14.	4-1.	Introduction	
	4-3.	Logic Elements	
	4-5.	Logic Levels	
	4-7.	Wire-OR/Wire-AND Configuration	
	4-10.	Exclusive OR Gate	
	4-10. 4-12.	Integrated Circuits — Theory of Operation	
	4-12. 4-14.	Synchronous 4-Bit Up/Down Counter, 1820-0233	
	4-14. 4-16.	Read-Only Memory (ROM), 1820-0254	
	4-10. 4-18.	4-Bit Bistable Latch, 1820-0301	
	4-10. 4-20.	Synchronous Up/Down Counter, 1820-0545	
	4-20. 4-22.	Dual Four-Input Multiplexer, 1820-0610	
	4-22. 4-24.	One-of-Ten Decoder, 1820-0627	
	4-24. 4-26.	MOS Six Decade Counter, 1820-0634	
	4-20. 4-28.	Eight-Input Multiplexer, 1820-0658	
	4-20. 4-30.	Quad Latch, 1820-0701	
	4-30. 4-32.	One-of-Sixteen Decoder, 1820-0702	
	4-34.	Quad Two-Input Multiplexer, 1820-0710	
	4-34. 4-36.	Synchronous 4-Bit Counter, 1820-0716	
	4-30. 4-38.	8-Bit Addressable Latch, 1820-0833	
	4-30. 4-40.	5-Bit Comparator, 1820-0904	
	4-40. 4-42.	64-Bit Read/Write Memory, 1820-1028	
	4-42. 4-44.	Overall Theory of Operation	
	4-46.	Input Assembly	
	4-40. 4-48.	Gate	
	4-51.	Scalers	
	4-55.	Arithmetic Processor.	
	4-61.	State Control Section	
	4-66.	Oscillator Circuits	
	4-69	Power Supplies	
	4-03 4-71.	Circuit Board Theory	
	4-71. 4-73.	A1 and A2 Display Assemblies	
	4-13. 4-84.	A3 Input Attenuator	
	4-90.	A4 input Trigger	
	4-90. 4-93.	A5 Front Panel Interconnect	
	4-95. 4-95.	A6 Switching Regulator	
	4-95. 4-105.	A7 Linear Regulator	
	4-105. 4-116.	A8 PLL Multiplier Noise Generator	
	4-110. 4-132.	A9 Main Gate	
	4-132. 4-146.	A10 Gate Control	
	4-140. 4-161.	All Scaler	
	4-176.	A12 Option 011 General Purpose Interface I/O	
	× 1.0.	1122 Opmon vii Gonorai i apose interrace i/O	

TABLE OF CONTENTS (Continued)

Section		Title	Pag
	4-196.	A13 Register, Adder/Subtracter	4-32
	4-219.	A14 Qualifier	
	4-241.	A15 ROM	4-40
	4-271.	A16 Motherboard	4-46
	4-273.	A17 Plug-In Interconnection	
	4-275.	A18 10 MHz Oscillator (Oven)	4-46
v.	MAINT	TENANCE AND SERVICE	
	5-1.	Introduction	5-1
	5-3.	Assembly Designations	
	5-5.	Test Equipment	5-2
	5-7.	Adjustments and In-Cabinet Performance Check	
	5-9.	Periodic Maintenance	5-2
	5-11.	Overall Troubleshooting	
	5-13.	Trouble Isolation Method	
	5-17.	Troubleshooting Aids	
	5-21.	Extender Board Kit (10595A)	
	5-25.	5345A Operational Verification	5-23
VI.	REPLA	CEABLE PARTS	
	6-1.	Introduction	
	6-3.	Reference Designations	
	6-5.	Replaceable Parts	
	6-8.	How to Order a Part	
	6-10.	Parts Identification	
	6-14.	Contacting Hewlett-Packard	6-2
	6-18.	Cabinet Parts and Hardware	6-2
VII	. OPTIO	NS AND MANUAL CHANGES	
,	7-1.	Introduction	
	7-3.	Options	
	7-5.	Field Installation of Options	
	7-8.	Manual Changes	
	7-10.	Newer Instruments	
	7-12.	Older Instruments	7-1
VII	I. SCHI	EMATIC DIAGRAMS	
	8.1	Schematic Diagrams	8-1
	8-3.	Schematic Diagram Notes, Assembly Numbers, and Reference Designations	8-1
	8-5.	Reference Designations	
	8-7.	Identification Markings on Printed-Circuit Boards	8-1

SAFETY CONSIDERATIONS

GENERAL

This is a Safety Class I instrument. This instrument has been designed and tested according to IEC Publication 348, "Safety Requirements for electronic Measuring Apparatus", and has been supplied in safe condition.

OPERATION

BEFORE APPLYING POWER verify that the power transformer primary is matched to the available line voltage and the correct fuse is installed (see Section II, Paragraph 2-6.) Make sure that only fuses with the required rated current and of the specified type (normal blow, time delay, etc.) are used for replacement. The use of repaired fuses and the short-circuiting of fuseholders must be avoided.

SERVICE

Although this instrument has been designed in accordance with international safety standards, this manual contains information, cautions, and warnings which must be followed to ensure safe operation and to retain the instrument in safe condition. Service and adjustments should be performed only be qualified service personnel.

Any adjustment, maintenance, and repair of the opened instrument under voltage should be avoided as much as possible, and when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.

Capacitors inside the instrument may be charged even if the instrument has been disconnected from its source of supply.

Whenever it is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.

ACCOUSTIC NOISE EMISSION:

LpA 56 dB at operator position, at normal operation, tested per EN27779. All data are the results from type test

GERACUSCHEMISSION:

LpA 56 dB am Arbeitsplatz, normaler Betrieb, Geprueft nach EN277779 Teil 19. Die Angaben beruhen auf Ergenbnissen von Typpruefungen.

WARNING

IF THIS INSTRUMENT IS TO BE ENERGIZED VIA AN AUTO-TRANSFORMER (FOR VOLTAGE REDUCTION) MAKE SURE THE COMMON TERMINAL IS CONNECTED TO THE EARTHED POLE OF THE POWER SOURCE.

WARNING

BEFORE SWITCHING ON THE INSTRUMENT, THE PROTECTIVE EARTH TERMINALS OF THE INSTRUMENT MUST BE CONNECTED TO THE PROTECTIVE CONDUCTOR OF THE (MAINS) POWER CORD. THE MAINS PLUG SHALL ONLY BE INSERTED IN A SOCKET OUTLET PROVIDED WITH A PROTECTIVE EARTH CONTACT. THE PROTECTIVE ACTION MUST NOT BE NEGATED BY THE USE OF AN EXTENSION CORD (POWER CABLE) WITHOUT A PROTECTIVE CONDUCTOR (GROUNDING).


WARNING

THE SERVICE INFORMATION FOUND IN THIS MANUAL IS OFTEN USED WITH POWER SUPPLIED AND PROTECTIVE COVERS REMOVED FROM THE INSTRUMENT. ENERGY AVAILABLE AT MANY POINTS MAY, IF CONTACTED, RESULT IN PERSONAL INJURY.


CAUTION

BEFORE SWITCHING ON THIS INSTRUMENT:

- 1. MAKE SURE THE INSTRUMENT IS SET TO THE VOLTAGE OF THE POWER SOURCE.
- 2. ENSURE THAT ALL DEVICES CONNECTED TO THIS INSTRUMENT ARE CONNECTED TO THE PROTECTIVE (EARTH) GROUND.
- 3. ENSURE THAT THE LINE POWER (MAINS) PLUG IS CONNECTED TO A THREE-CONDUCTOR LINE POWER OUTLET THAT HAS A PROTECTIVE (EARTH) GROUND. (GROUNDING ONE CONDUCTOR OF A TWO-CONDUCTOR OUTLET IS NOT SUFFICIENT.)
- 4. MAKE SURE THAT ONLY FUSES WITH THE REQUIRED RATED CURRENT AND OF THE SPECIFIED TYPE (NORMAL BLOW, TIME DELAY, ETC.) ARE USED FOR REPLACEMENT. THE USE OF REPAIRED FUSES AND THE SHORT-CIRCUITING OF FUSE HOLDERS MUST BE AVOIDED.



MODEL 5345A



POWER CABLE HP NO. 8120-1378 U.S.A., Canada

Figure 1-1. Model 5345A Electronic Counter with Accessories Supplied

SECTION I GENERAL INFORMATION

1-1. DESCRIPTION

- 1-2. The Hewlett-Packard Model 5345A Electronic Counter is a reciprocal counter capable of direct measurements to 500 MHz. The counter's ability to accept plug-in accessories extends its inherent capabilities and provides for a variety of additional measurements.
- 1-3. The instrument measures frequency, period, period average, single-shot time interval, time interval average, and ratio. It also provides a totalize function, whereby two signals can be simultaneously totalized with the displayed result being the sum of difference in the total number of counts.

1-4. INSTRUMENT IDENTIFICATION AND MANUAL CHANGES

1-5. Hewlett-Packard instruments have a 2-section, 10-character serial number (0000A00000), which is located on the rear panel. The 4-digit serial prefix identifies instrument changes. If the serial prefix of your instrument differs from that listed on the title page of this manual, there are differences between this manual and your instrument. instruments having lower serial prefixes than that listed on the title page are documented in Section VII, and higher serial prefixes are covered with manual change sheets included with the manual. If the manual change sheet is missing, contact the nearest Hewlett-Packard Sales office listed at the back of this manual.

1-6. OPTIONS

1-7. The following is a list of options: Option 011, General Purpose I/O (provides digital output and input control over all functions, except input amplifier); Option 012, similar to Option 011, but includes slope and level control. Option 908, Rack Mounting Kit, is available at an additional cost when ordered at the same time as the instrument.

1-8. ACCESSORIES

1-9. Table 1-1 lists equipment supplied and Table 1-2 list accessories available.

Table 1-1. Equipment Supplied

DESCRIPTION	HP PART NO.
Detachable Power Cord, 231 cm (7½ ft. long)	8120-1378

Table 1-2. Accessories Available

DESCRIPTION	HP PART NO.
Rack Mounting Kit	5060-8740
Board Extender Kit	10595A
Plug-In Adapter	10590A
10 MΩ Probe Kit	10004D
50Ω Probe Kit	10020A



LATEST

Table 1-3. HP 5345A Specifications

Input Characteristics Channel A and Channel B

SEPARATE INPUTS

Range:

DC coupled: 0 to 500 MHz

AC coupled: 1 M Ω , 200 Hz to 500 MHz 50 Ω , 4 MHz to 500 MHz

Impedance: Switch selectable, 1 M Ω (nominal) shunted by approximately 45 pF or 50 Ω (nominal).

Sensitivity: (preset) 50Ω and $1 M\Omega$

 50Ω DC coupled 0 to 300 MHz, 25 mV rms

300 MHz to 500 MHz, 50 mV rms

50Ω AC coupled

300 MHz to 500 MHz, 50 mV rms

X1: 25 mV rms sine wave, 75 mV p-p pulse X10: 300 mV rms sine wave, 900 mV p-p pulse

Dynamic Range: (preset) 50Ω and $1 M\Omega$ X1: 25 mV to 300 mV rms sine wave 75 mV to 900 mV p-p pulse X10: 300 mV to 2.0V rms sine wave 900 mV to 6.0V p-p pulse

Linear Operating Range: -2.0 to +2.0V dc (nominal).

Trigger Level: Adjustable over ±2.0V dc

Preset: Centers trigger level to 0V dc (nominal) at 25°C

Drift: ±10 mV dc max., 0°C to 50°C

Output: Channel A & B trigger voltages (X ATTEN)

available t rear panel BNC connectors.

Accuracy: X1: ±15 mV

X10: ±150mV (nominal)

Slope: Independent selection of positive or negative slope.

Maximum Input: Damage may occur beyond specified level. For larger inputs, voltage divider probes 10020A for 50Ω and 10004D for $10M\Omega$ are recommended.

50Ω X1: ±7V dc

7V rms below 5 MHz

3.5V rms (+24 dBm) 5 MHz and above

X10: 7V dc, 7V rms (+30 dBm)

1MΩ X1: ±350V dc

250V rms to 20 kHz, decreasing to 3.5V rms

above 5 MHz

X10: ±350V dc

250V rms to 20 kHz, decreasing to 35V rms

above 5 MHz

Cross Talk: No effects if inputs to Channel A and B are both above or below 100 MHz. With one signal above 100 MHz and the other below, there are no effects if the lower frequency has a slew rate of \geq 10V μ s.

COMMON INPUT

In this mode the signal is applied to Channel A through a power splitter which equalizes impedances and delays to the input amplifiers. Channel B input is disabled. Both input impedance switches should be in the same position. All specifications are the same as for separate operation with the following differences.

Range:

DC coupled: 0. to 400 MHz

AC coupled: $1 M\Omega$, 300 Hz to 400 MHz AC coupled: 50Ω , 4 MHz to 400 MHz

Impedance: 1 M Ω becomes 500 k Ω shunted by approximately 80

pF. 50Ω no change.

Sensitivity: (preset)

 50Ω XI: 50 mV rms sine wave, 150mV p-p pulse X10: 600 mV rms sine wave, 1.8V p-p pulse 1M Ω DC coupled: 0 to 50 MHz, 25 mVrms 50 MHz to 200 MHz, 75 mVrms

200 MHz to 400 MHz, 120 mV rms

AC coupled: 300 Hz to 50 MHz, 25 mV rms

50 MHz to 200 MHz, 75 mV rms 200 MHz to 400 MHz, 120 mV rms

Dynamic Range:

 50Ω X1: 50 mV to 600 mV rms sine wave

 50Ω X1: $\,$ 150 mV to 1.8V p-p pulse

X10: 600 mV to 4.0V rms sine wave

X10: 1.8V to 12V p-p pulse

 $1 M\Omega$ Same as in SEPARATE

Maximum Input:

 50Ω : ±5.0V dc or 5V rms 1 MΩ Same as in SEPARATE

Trigger Level: Adjustable over the range ± 4.0 V dc (X ATTEN) in 50Ω or ± 2.0 V dc in M Ω (XATTEN).

Trigger Level Output: Channel A and B trigger voltages times 2 (X ATTEN) available at rear panel BNC connectors.

Accuracy:

50Ω X1: ±30 mV (nominal) X10: ±300 mV (nominal) 1 MΩ: Same as in SEPARATE

Frequency/Frequency Average, Period/Period Average

Both frequency and period are measured by measuring the total elapsed time, T, for the integral number of cycles, N of the input waveform. Computation, involving the quantities of N and T, provides direct readout of either frequency or period.

Range: 50µHz to 500 mHz; 2 ns to 20,000 s.

Measurement Time: Consists of GATE TIME plus the time required to reach the next STOP trigger level. When in MIN the GATE TIME is 50 ns or one period of the input signal, whichever is greater. when the GATE TIME is set to one of the decade steps, the counter will reset if a stop trigger is not reached within 3.5 times the GATE TIME setting. Decade GATE TIME settings range from 100 ns to 1000 s.



When using EXT GATE, the measurement cycle time consists of the GATE TIME divided by the duty cycle of the EXT GATE signal plus the time required to reach the next STOP trigger level after the end of the EXT GATE pulse.

Accuracy: Resolution is nine digits per second of measurement time. With the DISPLAY POSITION switch is AUTO the least significant digit error is ±1 count if the most significant digit is 1 through 4, and ±2 counts if the most significant digit is 5 through 9.

Accuracy is ± least significant digit (LSD) counts

± Time Base error × (Frequency or Period)

Time Interval/Time Interval Average

Range: 10 ns to 20,000 s

Minimum Dead Time: 10 ns (nominal)

Dead time is the time between the preceding time interval's STOP event and the current time interval's START event.

Minimum Trigger Pulse Width: 1 ns (typical) width input at minimum voltage input.

Accuracy:

Time Interval:

± Trigger error* ±2ns ± Time Base Error × Time Interval. Time Interval Averaging:

 $\pm \frac{\text{Trigger Error} * \pm 2\text{ns}}{\sqrt{\text{intervals averaged}}} \pm 0.7\text{ns} \pm \text{Time Base Error} \times \text{T.I. Average.}$

Not affected by harmonics of clock frequency.

Resolution:

Time Interval: 2 ns

Time Interval Averaging:

$$\pm \frac{2ns}{\sqrt{\text{intervals averaged}}} \pm 2 \text{ ps}$$

Measurement Time: For single time interval measurement time the GATE TIME switch should be in MIN. Measurement time will be the displayed time interval.

When a decade GATE TIME is selected, the counter will be in the TIME INTERVAL AVERAGE mode. The GATE TIME selected should be greater than the displayed time interval. The measurement time is now the GATE TIME divided by the duty cycle of the time interval waveform plus the time required to reach the next trigger stop level after the total GATE TIME has been accumulated.

*trigger error =
$$\frac{1.4\sqrt{(150 \,\mu\text{V})^2 + e_{\pi^2}}}{\text{Input Voltage slew rate at trigger point}(V/s)} \text{ seconds rms}$$

where 150 μV is the typical rms input amplifier noise on the 5345A and e_n is the rms noise of the input signal for a 500 MHz bandwidth.

Ratio B/A

Range: Both channels accept dc to 500 MHz

Accuracy:

$$\pm$$
 LSD \pm $\frac{\text{Trigger Error* (of Channel A)}}{\text{Measurement Time}} \times \text{Ratio}$

LSD is described under FREQUENCY ACCURACY

Measurement Time:

Start/Stop

Range: Both inputs may have repetition rates from dc to 500 MHz.

Modes: A, A+B, and A-B is determined by a rear panel switch.

Resolution: Not affected by GATE TIME setting. Resolution is one count up to 11 digits.

Accuracy: Coincident pulses may be applied to both inputs. One count is required to initiate each input, i.e., in Mode A add one count to display, in Mode A+B add two counts to display, in Mode A+B add no counts to display.

Scaling

Range: DC to 500 MHz

Scaling Factor: Selectable by GATE TIME setting. As GATE TIME is varried from the 100 ns position to the 1000 s position, scaling factor increases from 10^2 to 10^{12} .

Input: Input signal through Channel A

Output: Output frequency equals input frequency divided by scaling factor. Rear panel BNC supplies 80% duty cycle (typical) TTL compatible pulses.

GENERAL

Display: Eleven-digit LED display and sign. Annunciator displays ks to ns, k to n, µHz to GHz. Decimal point is positioned with DISPLAY POSITION control or positioned after the first, second, or third most significant digit if DISPLAY POSITION is in AUTO. Leading zeros are suppressed.

Overflow: Asterisk is illuminated when display is overflowed or underflowed.

Sample Rate: Continuously variable from <0.1s to >5s with front panel control. In HOLD position the last reading is maintained until the counter is manually reset or an EXTERNAL ARM signal is applied. Number of readings per second will generally be limited by the output device, i.e., Printer or Computer.

Measurement Speed:

Normal operation (Max. Sample Rate): Up to 10 readings per second.

Table 1-3. HP 5345A Specifications (Continued)

Externally Armed or Gated: Up to 500 readings per second. Computer Dump: Up to 9000 readings per second.

External Arm Input: Arming will be initiated by -1.0V (-5.0V max.) into 50Ω rear BNC input for greater than 500 ns. Minimum time between EXT ARM and acceptance of start pulse is <1 μ s (typical).

External Gate Input: EXT GATE feature will respond to a 0.0V pulse into 50Ω with 50 ns or faster rise and fall time pulse edges. Maximum pulse height (damage level) is -5V. Minimum pulse width is 20 ns. Time delay of the leading edge of EXT GATE to the acceptance of input signal is less than 20 ns.

Gate Output: $\geq +1$ volt into 50Ω .

Reset: Counter resets at initial turn-on. Can be reset at any time with front panel pushbutton or through HP-IB control.

Operating Temperature: 0°C to 50°C.

Power Requirements: 100/120/220/240V rms +5% to -10%, 48 Hz to 66 Hz, maximum power 250 VA.

Weight: 17 kg (37 lbs.) net.

Size: 132.6 m H x 425 mm W x 495 mm D 5-7/32" x 16-3/4" x 19-1/2").

Time Base:

High Stability Time Base (Standard): 10 MHz (crystal frequency) oven oscillator.

Stability:

Long Term (Aging Rate):

- A. <5 x 10⁻¹⁰ per day after 24 -hour warm-up when:
 - 1. oscillator off-time was less than 24 hours
 - 2. oscillator aging rate was $<5 \times 10^{-10}$ per day prior to turn off.
- B. <5 x 10⁻¹⁰ per day in less than 30 days of continuous operation for off-time greater than 24 hours.
- C. $<1 \times 10^{-7}$ per year for continuous operation.

Warmup:

Within 5 x 10⁻⁹ of final value (see below) 10 minutes after turnon when:

- oscillator is operated in a 25°C environment with 20 Vdc Oven supply voltage applied.
- 2. oscillator off-time was less than 24 hours.
- 3. oscillator aging rate was $<5 \times 10^{-10}$ per day prior to turn-off.

Final value is defined as oscillator frequency 24 hours after turn-

Short Term: $<1 \times 10^{-11}$ for a 1 s average

Temperature: $<7 \times 10^{-9}$, 0°C to 50°C.

Line Voltage: <1 x 10⁻¹⁰, ±10% from nominal (15 min. after change).

External Frequency Standard Input: 1, 2, 2.5 5, or 10 MHz \pm 5 x 10^{-8} , with input voltage >1V rms into 1 K Ω .

Frequency Standard Output: 10 MHz, >1V rms, high purity ($<2 \times 10^{-11}$ for a 1 s average) sine wave from 50Ω source.

External Frequency Standard Input:, 1, 2, 2.5, 5, or 10 MHz \pm 5 x \pm 10⁻⁵, with input voltage >1V rms into 1K Ω .

Options

Option 011: Digital Input/Output. Full compatibility with HP interface Bus. Provides digital output as well as input for control over all functions except input amplifier.

Option 012: Similar to Option 011, but includes slope and level control. Recommended for computer or dedicated calculator applications. Programming codes differ slightly from Option 011.

Option 908: Rack Mounting Kit (P/N 5060-8740).

Option W30: (Extended Hardware Support) provides two additional years of return-to-HP hardware-service support. Option W30 is available only at time of purchase. Service contracts are available from Hewlett-Packard for instruments which did not include Option W30 at time of purchase. For more information, contact your nearest Hewlett-Packard Sales office (offices are listed at the back of this manual).

SECTION II

2-1. INTRODUCTION

2-2. This section contains information for unpacking, inspection, and storage of the HP 5345A Electronic Counter.

2-3. UNPACKING AND INSPECTION

2-4. If the shipping carton is damaged, inspect the instrument for visible damage (scratches, dents, etc.). If the instrument is damaged, notify the carrier and the nearest Hewlett-Packard Sales and Service Office immediately (offices are listed at the back of this manual). Keep the shipping and packing material for the carrier's inspection. The Hewlett-Packard Sales and Service Office will arrange for repair or replacement of your instrument without waiting for the claim to be settled.

2-5. POWER REQUIREMENTS

 $2-6. \quad The HP~5345A~requires~a~power~source~of~100, 120, 220, or~240~volts~ac~at~48~to~66~Hz~single~phase.$

2-7. LINE VOLTAGE SELECTION

- 2-8. The instrument is equipped with an ac power module that contains a printed-circuit line voltage selector to select 100-, 120-, 220-, or 240-volt ac operation. Before applying power, the voltage selector must be set to the correct position and the correct fuse must be installed as described in paragraphs 2-8 and 2-9.
- 2-9. Power line connections are selected by the position of the plug-in circuit card in the module. When the card is plugged into the module, the only visible marking on the card indicates the line voltage to be used. The correct value of line fuse must be installed after the card is inserted. This instrument uses a 2.5A time delay fuse for 100/120V operation, and a 1.25A time delay fuse for 220/240V operation.
- 2-10. To convert from one line voltage to another, the power cord must first be disconnected from the power module. The sliding window covering the fuse compartment can then be moved to expose the fuse and circuit card. See Figure 2-1.



BEFORE CONNECTING THE UNIT TO AC POWER LINES, BE SURE THAT THE CORRECT FUSE IS INSTALLED AND THAT THE VOLTAGE SELECTOR IS PROPERLY POSITIONED AS DESCRIBED BELOW




Figure 2-1. Line Voltage Selection

- 2-11. Pull on the fuse lever to remove the fuse and then pull the card out of the module. The fuse lever must be held to one side to extract and insert the card. Insert the card so the marking that agrees with the line voltage to be used is visible.
- 2-12. Return the fuse lever to normal position, insert the correct fuse, slide the plastic window over the compartment, and connect the power cord to complete the conversion.

2-13. POWER CABLE

2-14. To protect the operator, the counter uses a grounded three-conductor power cable. The male connector end is a NEMA type connector, and the female connector end is a C.E.E. type connector that mates with the 5345A rear panel connector. Connect the power cable to a power source receptacle with a NEMA grounded third conductor. If the line power receptacle is a standard two-pin type instead of the NEMA three-pin receptacle, use a two-to-three pin adapter (HP PART No. 1251-0048) and connect the green pigtail on the adapter to ground.

WARNING

BEFORE SWITCHING ON THIS INSTRUMENT, THE PROTECTIVE EARTH TERMINAL OF THIS INSTRUMENT MUST BE CONNECTED TO THE PROTECTIVE CONDUCTOR OF THE (MAINS) POWER CORD. THE PROTECTIVE ACTION MUST NOT BE NEGATED BY THE USE OF A POWER CORD EXTENSION CABLE WITHOUT A PROTECTIVE GROUNDING (EARTHING) CONDUCTOR.

2-15. HP-IB INTERFACE CONNECTIONS

2-16. HEWLETT-PACKARD INTERFACE BUS. The counter with HP-IB is compatible with the Hewlett-Packard Interface Bus. Interconnection data concerning the rear panel connector is provided in Figure 2-2. This connector is compatible with the HP 10833A/B/C/D cables. (See Table 2-1 for cable descriptions). The HP-IB system allows interconnection of up to 15 (including the controller) HP-IB compatible instruments.

Table	2-1.	HP-IB	Cable	Descrip	tions
-------	------	-------	-------	---------	-------

MODEL NUMBER	CABLE LENGTH
10833A	1 metre (3.3 ft.)
10833B	2 metres (6.6 ft.)
10833C	4 metres (13.2 ft.)
10833D	0.5 metres (1.6 ft.)




Figure 2-2. Hewlett-Packard Interface Bus Connection

2-17. The HP-IB cables have identical "piggy-back" connectors on both ends so that several cables can be connected to a single source without special adapters or switch boxes. System components and devices may be connected in virtually any configuration desired. There must, of course, be a path from the calculator (or controller) to every device operating on the bus. As a practical matter, avoid stacking more than three or four connectors on any one connector. If the stack gets too large, the force on the stack produces great leverage which can damage the connector mounting. Be sure each connector is firmly (finger tight) screwed in place to keep it from working loose during use.

- 2-18. CABLE LENGTH RESTRICTIONS. To achieve design performance with the HP-IB, the proper voltage levels and timing relationships must be maintained. If the system cable is too long, the lines cannot be driven properly, and the system will fail to perform properly. Therefore, when interconnecting an HP-IB system, it is important to observe the following rules:
 - a. The total cable length for the system must be less than or equal to 20 metres (65.6 feet).
 - b. The total cable length for the system must be less than or equal to 2 metres (6.6 feet) times the total number of devices connected to the bus.
 - c. The total number of instruments connected to the bus must not exceed 15.

2-19. HP-IB TALK/LISTEN AND ADDRESS SWITCHES

- 2-20. The HP 5345A provides a rear panel HP-IB TALK/LISTEN selection switch. This switch determines the mode of remote operation as "Talk Only" or "Addressable".
- 2-21. The ADDRESS switches on the counter rear panel are used to manually set the remote control address of the counter. The addresses 20 and 21 are reserved for the controller, and only even numbered addresses may be programmed because the counter A1 bit has been internally tied low. Odd numbered addresses are used to access computer dump mode which will be discussed in Section III.

2-22. HP-IB DESCRIPTIONS

2-23. A description of the HP-IB is provided in Section III of this manual. A study of this information is necessary if the user is not familiar with the HP-IB concept. Additional information concerning the design criteria and operation of the bus is available in IEEE Standard 488-1978, titled "IEEE Standard Digital Interface for Programmable Instrumentation".

2-24. REPACKING FOR SHIPMENT

2-25. If it becomes necessary to reship the counter, good commercial packing should be used. Contract packaging companies in many cities can provide dependable custom packaging on short notice. Instruments should be packed securely in a strong corrugated container (350 lb./sq. inch bursting test) with suitable filler pads between the instrument and container. The 4-corner support is not adequate, the counter must also have center support. Before returning instruments to Hewlett-Packard, contact the nearest Hewlett-Packard Sales and Service Office for instructions.

2-26. ENVIRONMENT DURING STORAGE AND SHIPMENT

- 2-27. Conditions during storage and shipment should normally be limited as follows:
 - a. Maximum altitude: 25,000 feet.
 - b. Minimum temperature: -40°FF (-40°C).
 - c. Maximum temperature: +167°F (+75°C).

SECTION III OPERATION AND PROGRAMMING

3-1. INTRODUCTION

3-2. Section III contains operating and programming information that is helpful in realizing the best performance from the instrument. This includes a general description of the operating modes, the function of controls and indicators, operator's maintenance, a self-check procedure, setup procedures for making basic measurements, and remote programming instructions.

3-3. MEASUREMENT TECHNIQUE

3-4. The counter uses a period average technique to make measurements. The counts (or pulses) that are generated from the input and time base signals are collected in separate scalers during the measurement time. The counter compares these pulses arithmetically and displays the result on the front panel.

3-5. OPERATING MODES

3-6. The following paragraphs describe the operating modes for frequency, period, time interval, ratio, and totalize measurements.

3-7. Frequency Mode

- 3-8. Channel A accepts input frequencies from 50 μ Hz to 500 MHz with a minimum level of 25 mV rms sine wave. These frequencies are counted directly with no prescaling techniques applied. Extended frequency capability is available with the use of plug-ins. The counter is capable of measuring pulsed RF in either a single burst or an average of several bursts. The measurement time within the burst may be varied in length and position for detecting frequency variations within a burst.
- 3-9. The measurement time is the selected gate time plus the time until the next trigger pulse occurs. For example, if the selected gate time is 1 ms, the event gate will close on the next trigger after 1 ms has elapsed. If the input frequency were 20 kHz (.05 ms period), the measurement time would be 1 ms +.05 ms = 1.05 ms. The difference encountered does not affect the accuracy of the measurement.

3-10. Period Modes

- 3-11. Two modes of period measurements are available: single period and period average. These modes are described in the following paragraphs.
- 3-12. SINGLE PERIOD. Single period measurements are made with with the GATE TIME switch set to MIN. In this position, the gate time is one period or 50 ns, whichever is greater. Therefore, the input frequency range for a single period measurement is $50~\mu$ Hz to 20~MHz. Frequencies greater than 20 MHz may be applied, but they will be averaged during a 50~ns gate time.
- 3-13. PERIOD AVERAGE. When the GATE TIME switch is set to any other position than MIN, the counter averages multiple periods. Averaging increases the accuracy and resolution of the measurement. Input frequencies are in the 50 μ Hz to 500 MHz range. The actual gate time is determined in the same manner as that described under Frequency Mode.
- 3-14. Number of Periods Averaged. To determine the number of periods averaged during a measurement, divide the displayed answer into the selected gate time.

Example: Gate Time setting (sec) =
$$\frac{1 \text{ ms}}{\text{Displayed Period (sec)}} = \frac{1 \text{ ms}}{20.492 \text{ } \mu\text{s}} = 48.799 = 49 \text{ periods}$$

The number of periods averaged will always be a whole number. Therefore, should the calculated answer contain any digits to the right of the decimal point, drop these digits and increment the remainder by one. This is due to the extended gate time. The answer for this example, then, is 49 periods averaged.

3-15. Time Interval Modes

- 3-16. The counter measures time intervals from Channel A to Channel B; that is, Channel A starts the measurement and Channel B stops the measurement. Time between points on a single waveform can be measured by connecting the input signal to CHANNEL A jack and placing the Input Amplifier Control switch to COM A. Under these conditions, the slope and level controls of Channel A and Channel B allow variable triggering on either the + or slope. With the Input Amplifier Control switch set to SEP, measurements can be made between points on separate waveforms.
- 3-17. SINGLE TIME INTERVALS. Single time intervals down to 10 ns are measured with the GATE TIME switch set to MIN. The gate time is one time interval for repetition rates of less than 20 MHz. Thus, if two or more time intervals occur within 50 ns, they will be averaged.
- 3-18. TIME INTERVAL AVERAGE. The counter averages multiple time intervals when the GATE TIME switch is set to any position other than MIN. The maximum repetition rate is 50 MHz (10 ns time interval plus 10 ns deadtime = 20 ns period or 50 MHz). To average, the time interval must be less than the selected gate time.

NOTE

If the time interval is greater than the gate time, but not more than 3.5 times greater, a single period will be measured. The MIN gate time position is preferred for single periods.

- 3-19. When averaging, white noise modulates the internal clock signal to prevent any harmonic relationship between the input signal and the clock. This increases the measurement accuracy. The noise is not generated when the GATE TIME switch is set to MIN.
- 3-20. INITIATING A MEASUREMENT. The front-panel ARM and GATE lights and the rearpanel dc trigger levels are helpful when setting up a time interval measurement. Place the GATE TIME switch to $100~\mu s$. The ARM light is an indication that Channel A is not triggering, possibly due to insufficient signal amplitude or misadjusted front-panel controls. A flashing GATE light indicates that Channel A is triggering. If the counter is gating and lamp test (paragraph 3-63) is flashing or appears to be steady, the counter has gone into excessive gate time (paragraph 3-36). This means the counter has reset because Channel B was not triggered with a stop signal. This could be caused by the stop pulse failing to arrive until after the maximum allowable time, which is 3.5 times the selected gate time. In this case, increase the gate time. Other causes could be insufficient signal amplitude or misadjusted front-panel controls.
- 3-21. MEASUREMENT TIME. In time interval average, the time needed to complete a measurement may be much longer than the selected gate time. This is because the counter collects a gate time's worth of time intervals. The factors which would increase the measurement time are short time intervals and extended time between intervals (see Figure 3-1).
- 3-22. Occasionally, when increased resolution is needed, it may be convenient to estimate the total time of a measurement. To calculate this, use the equation below.

Measurement Time =
$$\frac{\text{Gate Time (sec)}}{\text{Time Interval (sec) X Number of Time Intervals per sec}}$$
Example:
$$\frac{1 \text{ msec}}{100 \text{ ns X } 800/\text{sec}} = \frac{1 \text{ X } 10^{-3} \text{ sec}}{8 \text{ X } 10^{-5}} = 12.5 \text{ seconds}$$




Figure 3-1. Measurement Time for Time Interval Average

3-23. If the time interval used in the equation is unknown, it can be obtained from the counter by selecting MIN. The number of time intervals per second can be taken from an oscilloscope reading. For most purposes, these figures need be only approximate to give a reasonable indication of the waiting time involved.

3-24. Ratio Measurements

3-25. The ratio between two frequencies (FB/FA) is measured by connecting one signal to Channel A and the other to Channel B. Both channels operate in the 50 μ Hz to 500 MHz range. If the higher frequency is connected to Channel B, the ratio will be greater than one. The answer for a ratio measurement is a unitless figure.

3-26. MEASUREMENT TIME. The difference between the selected gate time and the total measurement time depends on the frequency applied to Channel B. In the Ratio mode, the Channel B signal substitutes for the internal 500 MHz time base.

3-27. With the GATE TIME switch set to 1 s, for example, 5×10^8 time base counts are needed to end the measurement. When the 500 MHz internal time base is used, the 5×10^8 counts are accumulated in 1 second. If, for example, 70 MHz were applied to Channel B and used as the time base, it would take about 7 times as long (7.14 seconds) to accumulate the 5×10^8 counts needed to disarm the gate.

3-28. To estimate the measurement time, use the equation below.

Measurement Time =
$$\frac{5 \times 10^8 \text{ Hz}}{\text{Channel B Freq.}} \times \text{Gate Time}$$

Example: $\frac{5 \times 10^8 \text{ Hz}}{25 \text{ MHz}} \times 1 \text{ ms} = \frac{5 \times 10^8}{2.5 \times 10^7} \times 1 \times 10^{-3} \text{ sec} = 20 \text{ ms}$

3-29. Totalize Mode

- 3-30. The START and STOP positions on the FUNCTION switch allow manual opening and closing of the counter's main gate. The Input Amplifier Control switch must be placed in SEP. When the switch is in the START position, the counter totalizes the number of times the input signal passes through the Channel A trigger point. The GATE TIME switch does not affect the displayed result in any way.
- 3-31. BOTH CHANNELS TOTALIZED. When the Input Amplifier Control switch is set to SEP, Channel A and Channel B signals can be totalized simultaneously. The displayed result is a function of the ACCUM MODE START/STOP switch, located on the rear panel. The two signals are added (A+B) or subtracted (A-B), depending on the switch position. When the Input Amplifier Control switch is set to CHECK, the counter always selects A+B.
- 3-32. A minus sign on the display indicates that during a subtraction (A-B) the B events have outnumbered the A events. With the switch in A-B, the instrument functions like an up-down or reversible counter. That is, the counter will count down from a previously-given positive number. As an example of this, assume that the A frequency is greater than the B frequency and the switch is in A-B. The display accumulates positive numbers at a rate equal to the difference between the two input frequencies. If the frequency of B now becomes greater than A, the displayed count will decrease towards zero, again, at a rate equal to the difference between the two frequencies. Once the declining number passes through zero, the minus sign lights and the display continues to accumulate.
- 3-33. SCALED OUTPUT. With the FUNCTION switch set to START and SAMPLE RATE to HOLD, the counter scales (divides) the Channel A input frequency by powers of 10. This scaled signal is available on the rear-panel CHAN A SCALER OUTPUT jack. Although the display is not functioning, the counter is accumulating. The GATE TIME switch controls the division factor, as shown in Table 3-1.

GATE TIME SETTING	SCALING FACTOR	SCALED OUTPUT (100 MHz IN OR CHECK)
100 ns	10 ²	1 MHz
1 μs	10 ³	100 kHz
10 μs	104	10 kHz
100 μs	105	l kHz
1 ms	106	100 Hz
10 ms	10 ⁷	10 Hz
100 ms	10 ⁸	1 Hz
1 s	10 ⁹	100 mHz
10 s	1010	10 mHz
100 s	1011	1 mHz
1000 s	10^{12}	100 μHz

Table 3-1. Scaler Output for Channel A

3-34. INPUT TRIGGERING

3-35. The input circuits provide triggering over a range of -2.0V to +2.0V. The point at which triggering occurs is adjustable with the front-panel LEVEL control. Each input channel has a small amount of hysteresis (about 10 mV). If the SLOPE switch is set to "+," the trigger pulse occurs at the top of the hysteresis window. If the SLOPE switch is set to "-," the pulse occurs on the bottom line of the window. In other words, the signal must pass through the entire hysteresis window before a trigger pulse is generated (see Figure 3-2). The LEVEL control must be placed to allow at least a 1 ns pulse width for the Schmitt Trigger.




Figure 3-2. Internal Triggering

3-36. EXCESSIVE GATE TIME

3-37. In every measurement involving a gate time, the counter depends on the input signal to terminate the measurement. The measurement concludes one clock pulse after the next input pulse following the end of the gate time, not with the gate time itself. If the period of the input signal is much longer than the gate time or if the signal is interrupted sometime during the gate time, the excessive gate time circuits prevent the counter from waiting indefinitely for the terminating pulse. The counter will wait for about 3.5 times the selected gate time before resetting. At the end of excessive gate time, the display will flash instantaneously to lamp test before displaying all zeros. Excessive gate time is especially useful during the time interval measurement; see paragraph 3-20 for a further description.

3-38. EXTERNAL ARMING AND GATING

3-39. The GATE CONTROL INPUT jack (rear panel) allows the counter to be externally armed and gated. The jack works in conjunction with the Gate Control switch, located directly below the jack.

3-40. External Arming

3-41. When externally arming, set the Gate Control switch to EXT ARM and the SAMPLE RATE switch to HOLD. The counter will ARM when the instrument is first turned on because of the internal arming of the sample rate circuits. After the first measurement, however, the counter's arming circuits are fully controlled by the external source. The counter is armed within 1 μ s of receiving the arm pulse (500 ns to dc at -1V). Once the counter is armed, the measurement begins with the first Channel A trigger pulse. The counter makes only one measurement for each arm pulse.

3-42. External Gating

- 3-43. When the Gate Control switch is set to EXT GATE, the counter's arming and gating is under full external control. The gating can be accomplished in two ways: single gating or multiple gating.
- 3-44. SINGLE PULSE GATING. Single gating is accomplished with a single, external gate pulse. The width of this pulse can be varied from 20 ns to 20,000 seconds. When using a single gate, set the GATE TIME switch to MIN. This assures the measurement will always take place during a single, external gate pulse. This will not be true for other settings of the GATE TIME switch.
- 3-45. MULTIPLE PULSE GATING. This method requires an arming pulse, which is automatically taken from the external gate pulse train. When the GATE TIME switch is in any position other than MIN, the counter accumulates as many external gate pulses as are needed to equal or exceed the gate time selected by the switch. As an example, assume a GATE TIME setting of 10 ms and external gate pulses of 4 ms. The counter requires three of these pulses before a measurement can be completed. The total gate time is 12 ms.
- 3-46. One of the uses of multiple gating is *frequency averaging*, i.e., an average of frequency measured over multiple bursts. Using the same values as above, Figure 3-3 shows the type of gating in frequency averaging.




Figure 3-3. Multiple Gating

3-47. Time Interval Measurements

- 3-48. External gating is valuable when measuring the time between two events while ignoring the events occurring between them. The external gate signal must go low (-1 V) before the start pulse and return high (0 V) before the stop pulse.
- 3-49. SINGLE TIME INTERVALS. As previously mentioned for external gating, a measurement using a single external gate requires the GATE TIME switch to be set to MIN. The counter arms automatically and the external gate pulse provides a control over the time interval measurement. Varying the width of the pulse determines which time interval is measured, as can be seen in Figure 3-4.




Figure 3-4. External Gating for Single Time Interval

3-50. MULTIPLE TIME INTERVALS. An average of time intervals can be measured using the external gating method. This method, as in single time intervals, allows certain pulses of the waveform to be ignored. The GATE TIME switch must be set to any other position than MIN. See Figure 3-5 for an example of time interval averaging. This method does require an arming pulse for each measurement cycle.




Figure 3-5. External Gating for Time Interval Averaging

3-51. DISPLAY

3-52. The counter uses a 12-digit display: 11 digits of data and 1-digit for the minus sign. Unlike most counters, the number of digits displayed in a measurement is not a function of the input frequency and is not related to the FUNCTION switch. The number of digits is constant for each setting of the GATE TIME switch.

3-53. Display Position

3-54. When the DISPLAY POSITION switch is set to AUTO, the counter automatically positions the display's least-significant digit in the right-most column. Rotating the switch to each of its counterclockwise positions (blue dots) shifts the decimal point, hence the display, one place to the left. Once the switch is placed to any position other than AUTO, the annunciator (k, M, n, etc.) stays fixed, regardless of changing input frequency. The annunciator remains fixed until the RESET button is pushed or the FUNCTION switch setting is changed. Manually fixing the decimal point and the annunciator is convenient when collecting measurement data with a digital-to-analog converter. As an example, the DAC can continually record any 3 digits in a possible display of 11, regardless of changing input data.

3-55. Asterisk

- 3-56. The asterisk lamp will light under any one of four conditions: overfow, underflow, factitious zeros, or insuffucient oven temperature (standard only). Overflow occurs when the placement of the DISPLAY POSITION switch has positioned the display's most-significant digit(s) so far to the left that it is out of viewable range. Underflow occurs when the placement of the DISPLAY POSITION switch has positioned the display's least-significant digit(s) so far to the right that it is out of viewable range. If the counter is equipped with an oven-controlled oscillator (standard), the operating temperature of the oven must remain constant for the crystal to perform properly. Should the oven temperature drop below its normal operating range, the asterisk light will come on as an indication of this condition.
- 3-57. Factitious zeros occur when the settings of the GATE TIME switch and DISPLAY POSITION switch has been combined to give fewer significant digits than the DISPLAY POSITION demanded. In this combination, the display attempts to blank one or more of the significant digits located to left of decimal point. Instead of blanking the digit, the display substitutes an artificial and meaningless zero to keep that portion of the display filled.
- 3-58. Although the presence of factitious zeros is a rare occurrence, its appearance can be demonstrated with the counter set-up as follows: FUNCTION to FREQ A, connect input signal of 125 MHz, turn DISPLAY POSITION switch out of AUTO to about mid-range, turn GATE TIME switch ccw until the display is 125 MHz. The next switch position changes the display to 120 MHz and lights the asterisk. The zero now displayed is a factitious or filler zero.

3-59. Arm Light

3-60. An illuminated ARM light indicates that Channel A is not triggering. The condition of this indicator should be observed when adjusting the front-panel controls for a first-time measurement. Insufficient amplitude of the input signal or improper setting of the input controls (LEVEL, ATTEN, etc.) are common causes for the failure of the GATE light to turn on.

3-61. Gate Light

3-62. Once Channel A triggers, the ARM light turns off and the GATE light turns on. The GATE indicator lights during the time the counter's event gate is open. For short-duration gate times, the GATE light circuits include a 40 ms one-shot mV to allow a visible flash of the lgiht. The SAMPLE RATE control sets the time between flashes (or measurement cycles).

3-63. Lamp Test

3-64. To ensure that all segments of the display are capable of lighting, the counter provides a lamp test. The display should appear like the representation shown on the next page (Figure 3-6).




Figure 3-6. Lamp Test

- 3-65. Lamp test occurs under several conditions:
 - When the RESET button is pushed.
 - b. When the POWER switch is placed to ON, lamp test will light for about 2 seconds.
 - c. When switching between detent positions of the GATE TIME switch, FUNCTION switch, or DISPLAY POSITION switch.
 - d. When counter is attempting to phase lock the internal oscillator to an external standard.
 - e. When the counter has gone into excessive gate time.
 - f. When operating with an external frequency standard (rear panel INT STD-EXT STD set to EXT STD) and the external frequency is lost or disconnected.

3-66. COOLING

3-67. The counter's fan, located behind the display assembly, provides forced-air cooling to the electronic components throughout the instrument. The fan takes air in through the left side panel and bottom cover and exhausts it through the top cover and right side cover via the plug-in compartment.

NOTE

Check for proper air flow each time the instrument is turned on. If the unit is operated for extended periods of time without adequate cooling, the counter will automatically turn off.

3-68. AIR FILTER CLEANING

NOTE

Instruments with serial number 1708A02576 or higher are supplied less the air filters. Hewlett-Packard recommends removing the filters from all previous units. If desired to retain the filter protection, follow the step-by-step instructions below.

- 3-69. When the instrument is placed into service, the air filters should be inspected frequently to determine the rate at which they collect dirt in their particular environment. Under average conditions, the air filters should be cleaned about every 3 months. To remove these filters, proceed as follows:
 - a. Remove power cord at rear panel.
 - Remove the top and bottom covers (4 screws each).
 - c. Remove the 4 screws holding in display assembly (see Figure 3-7). Remove display assembly from mainframe and disconnect its power cable at bulkhead.
 - d. Remove left-front side cover (4 screws).
 - e. On left side frame, remove right-most top and bottom screws (1 ea.) and extract side air filter.
 - f. Remove the 4 screws holding the 2 internal brackets and extract bottom air filter.

Use the following procedure to clean the air filters.

- a. Wash air filters with water.
- b. Let stand until completely dry.
- c. Recoat filters with RP Super Filter Coat Adhesive, Research Products Corporation.




Figure 3-7. Location of Display Assembly Screws




Figure 3-8. Removal of Display Assembly





Figure 3-9. Location of Air Filters



- 1. POWER switch ①. In STANDBY position, supplies power to oscillator and oven (Option 001) to maintain a constant temperature for the crystal. In ON position, supplies normal operating power to remainder of instrument.
- 2. FUNCTION selector (2). Selects mode of operation.
 - a. PLUG-IN Enables plug-in to make measurement.
 - b. FREQ A Sets counter to measure frequency applied to CHANNEL A jack.
 - PERIOD A Sets counter to measure period or period average of signal applied to CHANNEL A jack.
 - d. TIME INT. A to B Sets counter to measure single time interval or time interval average. Channel A starts measurement and Channel B stops measurement.
 - e. RATIO B/A Sets counter to measure the ratio of Channel B frequency to Channel A frequency.
 - f. START, STOP Used for totalize mode to manually open and close counter's main gate and to turn scaled output on and off (SAMPLE RATE in HOLD).
- 3. RESET button ③. Resets display and internal count to zero and arms counter for new measurement. Generates lamp test.
- 4. GATE TIME switch ①. Selects total amount of time that the gate is open. MIN position opens main gate for one event or 50 ns, whichever is greater.
- 5. DISPLAY POSITION switch (5) (blue knob). In AUTO, counter displays least-significant digit in right-most column. Annunciators change with input frequency. Any other position manually fixes decimal point and annunciators.
- 6. SAMPLE RATE control (§). Varies time between measurements from <.1 sec to >5 sec. HOLD position holds display indefinitely.
- SLOPE switch (?) (8). Permits triggering on positive or negative slope of input signal.

- 8. LEVEL control ® ①. Used in conjunction with ATTEN switch to select voltage at which triggering occurs. With X1 attenuator setting, level is variable ±2.0V; on X10, ±20V.
- 9. Input Impedance switch ③ ④. Selects input impedance to 50Ω or 1 M Ω shunted by approximately 45 pF.
- 10. ATTEN switch ® ®. Selects attenuation for input signal. Used in conjunction with LEVEL control to set trigger point. Input level is not affected in X1 position. Signal amplitude is reduced by factor of 10 in X10 position.
- 11. Coupling switch 11 6. Selects direct or capacitor coupling for input signal.
- 12. Input Amplifier Control switch 12.
 - a. CHECK Checks that counter is functioning properly by connecting internal 100 MHz test signal to Channel A and B.
 - b. COM A Operationally connects A and B channels in parallel. Used for single source time interval measurements. Channel B jack is not active. Channel A and B Input Impedance switches must be set to same position.
 - c. SEP Allows independent operation of Channel A and B.
- 13. Input jacks ⁽¹⁾





Figure 3-10. Front Panel Controls and Connectors (Continued)



- 1. ACCUM MODE START/STOP switch ①. Used when totalizing two input signals. In A-B position, Channel B counts are subtracted from Channel A counts. In A+B position, the counts of each channel are added for the total displayed count.
- CHAN A SCALER OUTPUT jack 2. With the FUNCTION switch set to START and the SAMPLE RATE control in HOLD, jack provides scaled output of Channel A input frequency or internal 100 MHz check signal.
- 3. CHAN A TRIG LEVEL jack 3. Output level corresponds to trigger point of Channel A. LEVEL controls varies output ±2.0 Vdc.
- 4. CHAN B TRIG LEVEL jack 4. Output level corresponds to trigger point of Channel B. LEVEL controls varies output ±2.0 Vdc.
- 5. EXT FREQ STD INPUT jack (5). Allows internal time base to phase lock to external frequency standard. Possible input frequencies =

 $\frac{10 \text{ MHz}}{\text{any Integer from 1 to } 10}$ = 10 MHz, 5 MHz, 2.5 MHz, 2 MHz, 1 MHz, etc.

- 6. FREQ STD OUTPUT jack (5). Provides 10 MHz internal standard signal for external use. Amplitude is 1 Vrms into 50Ω .
- 7. GATE OUTPUT jack 1. Provides output pulses of counter's event gate.
- 8. GATE CONTROL INPUT jack (1). Allows counter's main-gate/arm circuits to be controlled from external source. Works with Gate Control switch. See paragraph 3-38.
- Gate Control switch (9).
 - a. INTERNAL Allows normal operation of counter.
 - b. EXT ARM Allows counter to be armed from external source. SAMPLE RATE control must be set to HOLD. Counter will make only one measurement for each arm pulse. Measurement begins with first Channel A pulse after arm pulse.
 - c. EXT GATE Allows total control of gating circuits (see paragraph 3-42). Used in frequency average and in pulse selection for time interval and time interval average.
- 10. FREQUENCY STANDARD INT-EXT switch (18). Allows an external frequency standard connected to (3) EXT FREQ STD INPUT to be used in the counter for the time base. In the INT position, the EXT FREQ STD INPUT connector is not connected through to circuits in the counter.

Figure 3-11. Rear Panel Controls and Connectors

Table 3-2. Self Check

1. Set the counter controls as follows:

Input Amplifier Control switch to CHECK. FUNCTION switch to PLUG-IN. GATE TIME switch to MIN. DISPLAY POSITION switch to AUTO. SAMPLE RATE control to maximum ccw.

- 2. Turn POWER switch to ON. Check that the counter displays a minus sign and eleven 7-segment symbols (\S) with 11 decimal points. This display should last about 2 seconds before switching to 11 zeros with no decimal points.
- 3. Set FUNCTION switch to FREQ A. The GATE light should be flashing.
- 4. Set GATE TIME switch as shown in table below, and check for proper display.

GATE TIME	DISPLAY	ANNUNCIATOR
MIN 100 ns 1 μs 10 μs 100 μs 1 ms 10 ms 10 ms 100 ms 1 s 100 s 1000 s	.1 .10 .100.0 .100.0 .100.000 .100.0000 .100.00000 .100.000000 .100.0000000 .100.00000000	G Hz G Hz M

5. Set FUNCTION switch to PERIOD A and then to TIME INT. A to B. Check for proper display, as shown in the table below.

GATE TIME	DISPLAY	ANNUNCIATOR
MIN 100 ns 1 \(\mu \sigma \) 10 \(\mu \sigma \) 100 \(\mu \sigma \) 1 ms 10 ms 100 ms 1 s 10 s 100 s 1000 s	10. 10. 10.00 10.000 10.0000 10.00000 10.000000 10.0000000 10.00000000 10.000000000	n sec

- 6. Set FUNCTION switch to RATIO.
- 7. Set GATE TIME switch as shown in table below, and check for proper display.


Table 3-2. Self Check (Continued)

GATE TIME	DISPLAY
MIN	1.
100 ns	1.0
1 µs	1.00
10 μs	1.000
100 μs	1.0000
1 ms	1.00000
10 ms	1.000000
100 ms	1.0000000
1 s	1.00000000
10 s	1.00000000
100 s	1.000000000
1000 s	0000000000 *
- · · · ·	


- 8. Set FUNCTION switch to START. Check that counter totalizes and that the GATE light is on.
- 9. Set FUNCTION switch to STOP. Check that GATE light goes out and the display is held.
- 10. Set FUNCTION switch to START. The counter should begin totalizing from the previously held number.
- 11. Set FUNCTION switch to FREQ A and GATE TIME switch to 100 μ s. Display is now 100.00 MHz.
- 12. Turn the DISPLAY POSITION switch (blue knob) through its positions and check for proper display, as shown in the table below.

DISPLAY POSITION	DISPLAY (X = BLANK)	ANNUNCIATOR
AUTO	XXXXXX100.00	M Hz
100 s	XXXXXXXX100.	*M Hz
10 s	XXXXXX100.0	*M Hz
1 s	XXXXXX100.00	M Hz
100 ms	XXXXX100.00X	M Hz
10 ms	XXXX100.00XX	M Hz
1 ms	XXX100.00XXX	M Hz
$100~\mu s$	XX100.00XXXX	M Hz
$10~\mu s$	X100.00XXXXX	M Hz
1 μs	100.00XXXXXX	M Hz
100 ns	00.00XXXXXXX	*M Hz
MIN	0.00XXXXXXXX	*M Hz


13. Push RESET button. Check that counter displays a minus sign and eleven 7-segment symbols (\S) with 11 decimal points.




- 1. Set POWER switch 1 to ON position.
- 2. Set FUNCTION switch ② to FREQ A.
- 3. Set DISPLAY POSITION switch (5) to AUTO.
- 4. Set GATE TIME switch (4) to give required integration time or desired resolution.
- 5. Set CHANNEL A Input Impedance switch (1) to desired position.
- 6. Set CHANNEL A ATTEN switch ® to match input signal's amplitude; see Specifications Table 1-3 for maximum input levels.
- 7. Set CHANNEL A LEVEL control (1) to start measurement at desired voltage level. Use PRESET for sine waves.
- 8. Set CHANNEL A Coupling switch ® to AC or DC; see Specifications in Table 1-3 for details.
- 9. Set Input Amplifier Control switch ② to SEP.
- 10. Connect input signal to CHANNEL A input jack (1) .
- 11. Adjust SAMPLE RATE control (6) for a convenient interval between measurements.



- 1. Set POWER switch ① to ON position.
- 2. Set FUNCTION switch ② to PERIOD A.
- 3. Set DISPLAY POSITION switch (5) to AUTO.
- 4. Set GATE TIME switch (1) to give required integration time or desired resolution.
- 5. Set CHANNEL A Input Impedance switch (9) to desired position.
- 6. Set CHANNEL A ATTEN switch (1) to match input signal's amplitude; see Specifications in Table 1-3 for maximum input levels.
- 7. Set CHANNEL A LEVEL control ③ to start measurement at desired voltage level. Use PRESET for sine waves.
- 8. Set CHANNEL A Coupling switch ① to AC or DC; see Specifications in Table 1-3 for details.
- 9. Set Input Amplifier Control switch ② to SEP.
- 10. Connect input signal to CHANNEL A input jack (3)
- 11. Adjust SAMPLE RATE control (§) for a convenient interval between measurements.



- 1. Set POWER switch 1 to ON position.
- 2. Set FUNCTION switch ② to RATIO B/A.
- 3. Set DISPLAY POSITION switch (§) to AUTO.
- 4. Set GATE TIME switch 4 to give required integration time or desired resolution.
- 5. Set CHANNEL A Input Impedance switch (9) and CHANNEL B Input Impedance switch (4) to desired position. The switch positions may be selected independently.
- 6. Set CHANNEL A ATTEN switch (18) and CHANNEL B ATTEN switch (15) to match amplitude of respective input signal, see Specifications in Table 1-3 for maximum input levels.
- 7. Set CHANNEL A LEVEL control ® and CHANNEL B LEVEL control ® to desired trigger level or to PRESET for triggering at zero volts.
- 8. Set CHANNEL A Coupling switch (1) and CHANNEL B Coupling switch (6) to AC or DC, as required by the respective input signal. See Specifications in Table 1-3 for details.
- 9. Set Input Amplifier Control switch (2) to SEP.
- 10. Connect one signal to CHANNEL B jack (19) and comparator to CHANNEL A jack (19)
- 11. Adjust SAMPLE RATE control (§) for a convenient measurement interval.



- 1. Set POWER switch 1 to ON position.
- 2. Set FUNCTION switch ② to TIME INT. A TO B.
- 3. Set DISPLAY POSITION switch (5) to AUTO.
- 4. Set GATE TIME switch ① to MIN for single time interval or for desired resolution in time interval average.
- 5. Set CHANNEL A and CHANNEL B Input Impedance switches (9) (4) to desired position. The switches must be set to the same position.
- 6. Set CHANNEL A and CHANNEL B ATTEN switches (1) (15) to match input signal's amplitude; see Specifications in Table 1-3 for maximum input levels.
- 7. Set CHANNEL A Coupling switch (11) to AC or DC; see Specifications in Table 1-3 for details.
- 8. Set Input Amplifier Control switch (2) to COM A.

Continued on next page

Figure 3-15. One Source Time Interval Measurements

- 9. Connect input signal to CHANNEL A jack 13
- 10. Set CHANNEL A SLOPE switch ① to + for triggering on positive slope or for triggering on negative slope.
- 11. Set CHANNEL A LEVEL control [®] to start measurement at desired voltage level. Use CHAN A TRIG LEVEL output jack on rear panel to display starting point on an oscilloscope (if needed).
- 12. Set CHANNEL B SLOPE switch (B) to + for triggering on positive slope or for triggering on negative slope.
- 13. Set CHANNEL B LEVEL control ① to stop measurement at desired voltage level.

 Use CHAN B TRIG LEVEL output jack on rear panel to display stopping point on an oscilloscope (if needed).
- 14. Adjust SAMPLE RATE control 6 for convenient measurement interval.





Figure 3-15. One Source Time Interval Measurements (Continued)



- 1. Set POWER switch 1 to ON position.
- 2. Set FUNCTION switch ② to TIME INT A to B.
- 3. Set DISPLAY POSITION switch (5) to AUTO.
- 4. Set GATE TIME switch ① to MIN for single time interval or for desired resolution in time interval average.
- 5. Set CHANNEL A Input Impedance switch (9) and CHANNEL B Input Impedance switch (4) to match impedance of respective signal source.
- 6. Set CHANNEL A ATTEN switch (1) and CHANNEL B ATTEN switch (5) to match amplitude of respective input signal; see Specifications in Table 1-3 for maximum input levels.
- 7. Set CHANNEL A Coupling switch (1) and CHANNEL B Coupling switch (6) to AC or DC, as required by the respective input signal. See Specifications in Table 1-3 for details.
- 8. Set Input Amplifier Control switch ① to SEP.

Continued on next page

Figure 3-16. Two Source Time Interval Measurements

- 9. Connect start signal to CHANNEL A jack (3) and stop signal to CHANNEL B jack (8).
- 10. Set CHANNEL A SLOPE switch ① to + for triggering on positive slope or to for triggering on negative slope.
- 11. Set CHANNEL A LEVEL control [®] to start measurement at desired voltage level. Use CHAN A TRIG LEVEL output jack on rear panel to display starting point on an oscilloscope (if needed).
- 12. Set CHANNEL B SLOPE switch (18) to + for triggering on positive slope or for triggering on negative slope.
- 13. Set CHANNEL B LEVEL control ① to stop measurement at desired voltage level. Use CHAN B TRIG LEVEL output jack on rear panel to display stopping point on an oscilloscope (if needed).
- 14. Adjust SAMPLE RATE control (§) for a convenient measurement interval.





Figure 3-16. Two Source Time Interval Measurements (Continued)



- 1. Set POWER switch ① to ON position.
- 2. Set FUNCTION switch ② to STOP.
- 3. Set SAMPLE RATE control (5) full ccw.
- 4. Set DISPLAY POSITION switch (3) to AUTO.
- 5. Set CHANNEL A Input Impedance switch (9) and CHANNEL B Input Impedance switch (14) to desired positions.
- 6. Set CHANNEL A ATTEN switch (1) and CHANNEL B ATTEN switch (15) to match amplitude of respective input signal; see Specifications in Table 1-3 for maximum input levels.
- 7. Set CHANNEL A LEVEL control (1) to start measurement at desired voltage level.
- 8. Set CHANNEL A Coupling siwtch (1) to AC or DC, as required by the respective input signal. See Specification in Table 1-3 for details.
- 9. Set Input Amplifier Control switch (2) to SEP.
- 10. Connect one input signal to CHANNEL A jack (1) and the other to CHANNEL B jack (19). If only one input signal is to be totalized, connect that signal to CHANNEL A jack (19).
- 11. Set CHANNEL A LEVEL control ① and CHANNEL B LEVEL control ① to desired trigger level or to PRESET for triggering at zero volts.
- 12. Set the rear panel ACCUM MODE START/STOP switch to A+B to sum the two inputs or to A-B to totalize the difference.
- 13. Set FUNCTION switch ② to START.
- 14. A divided version of the CHANNEL A input frequency is available at the rear panel CHAN A SCALER OUTPUT jack if the SAMPLE RATE switch (3) is set to the HOLD position.

Figure 3-17. Totalize Measurements

3-70. REMOTE PROGRAMMING VIA THE HEWLETT-PACKARD INTERFACE BUS

3-71. Introduction

3-72. The Hewlett-Packard Interface Bus (HP-IB) is used to transfer data and instrument control instructions between devices. Such devices include measurement instrumentation, programmable signal generators, printers, plotters, and computers to name a few. By connecting these various devices together via the HP-IB, systems ranging from extremely simple to highly complex may be assembled.

3-73. To remotely program the counter efficiently, the operator must be familiar with the selected controller, the configured interface, and the manual operation and functional capabilities of the 5345A. The following HP manuals should provide useful background information:

Hewlett-Packard BASIC 3.0 Interfacing Techniques for HP 9000 Series 200 Computers Hewlett-Packard Tutorial Description of the Hewlett-Packard Interface Bus

3-74. Interface System Terms

- 3-75. The following paragraphs define terms and concepts used to describe HB-IB system operations.
 - a. Address: Each device on the interface is assigned an address. The address is used to specify which device will receive or send information.
 - b. Byte: A byte is a unit of information consisting of eight binary digits called bits.
 - c. Device: Any instrument or unit that is HP-IB compatible is called a device.
 - d. Device Independent Command: A command predefined by the interface standard to have a specified bit pattern, and resulting action.
 - e. Device Dependent Command: A command that is specific to a particular instrument or family of instruments, which are not predefined by the interface standard. Device dependent commands are usually sent as ASCII strings of characters.
 - f. Polling: Polling is a process used by a controller to obtain device status information. Polling can be conducted by the controller at any time, however, typically the polling sequence is initiated when a device has requested service. The HP-IB has two types of polling: Parallel Poll and Serial Poll. Parallel Poll is not supported by the 5345A. Serial Poll is only supported by Option 012.
 - 1. Parallel Poll: Parallel Poll is used to simultaneously gather the status of several devices connected to the bus. When the controller executes a Parallel Poll, each device selected sends one bit of (either True or False) status information.
 - 2. Serial Poll: When the controller executes a Serial Poll, the addressed device sends one byte of operational information called a status byte. If the controller has enabled Serial Poll in response to a service request and there is more than one device capable of requesting service, the controller must Serial Poll each device individually to determine which device requested service. When an Option 012 5345A is Serial Polled, its status byte will contain 01000000 (ASCII "I") if it has enabled service request (SRQ), and 00000000 (ASCII "NUL") if it has not enabled SRQ.

Since Option 011 does not respond to Serial Poll, the controller must address each Option 011 counter individually to TALK mode in order to determine which Option 011 5345A requested service. Only the counter with output information will respond. This method may also be used with Option 012.

3-76. HP-IB Description

- 3-77. The Hewlett-Packard Interface Bus is a high speed parallel interface bus. All devices on the bus are capable of being addressed at one time. However, only one device may respond at a time. The controller is used to address devices, and maintain orderly data flow to and from the devices.
- 3-78. Each device on the interface may have one or more of the following capabilities: Controller, Talker, or Listener. The controller has the responsibility of controlling interface activity, and must be equipped with

Operation and Programming

the proper interface module. Controllers transmit all device independent commands to other devices in the interface and usually have Talker and Listener capabilities. Only one device on the interface may be the active controller at any one time. The 5345A Electronic Counter has no controller capabilities.

- 3-79. The HP-IB system uses a party-line structure (devices share signal lines) on which a maximum of 15 devices (including the controller) may be connected in virtually any configuration desired as long as there is an uninterrupted path from the controller to every device operating on the bus.
- 3-80. The bus is made up of 16 signal lines, and 8 ground lines. Of these 16, 8 are data lines, 5 are HP-IB control lines, and 3 are data transfer control lines.
- 3-81. The eight data lines are used to transfer ASCII data from one instrument to another. These lines are labeled DI01 through D108.
- 3-82. The five HP-IB control lines are used to maintain an orderly flow of data across the HP-IB. These lines are labeled:
 - SERVICE REQUEST (SRQ)
 - b. REMOTE ENABLE (REN)
 - c. INTERFACE CLEAR (IFC)
 - d. ATTENTION (ATN)
 - e. END OR IDENTIFY (EOI)
- 3-83. The three transfer control lines are used to transfer each byte of data using what is known as the three-wire handshake. These lines are labeled:
 - a. NOT READY FOR DATA (NRFD)
 - b. DATA VALID (DAV)
 - NOT DATA ACCEPTED (NDAC)

3-84. HP-IB Control Lines

a. SERVICE REQUEST (SRQ)

When a device requires interaction with the controller, it enables the SRQ line which sends a request to the controller for attention. When the controller is ready, it will service the device.

Option 011 and Option 012 enable SRQ if the 5345A output mode is programmed to "WAIT Until Addressed" and a completed measurement is ready for output. Service Request is disabled at all times if the 5345A output mode is programmed to output "ONLY IF Addressed".

- REMOTE ENABLE (REN)
- c. The Remote Enable line is used to instruct devices to enter into remote mode and thus, accept data and programming information sent over the HP-IB.

Option 011 responds to the REN signal only if its remote-local storage cell has been properly programmed. The remote-local storage cell has two states: Switch to Local and Switch to Remote. Switch to local is selected by sending the ASCII characters EO. Switch to Remote is selected by sending the ASCII characters E8. The 5345A will enter remote mode if it is programmed for "Switch to Remote" and the REN line is asserted. It will enter local mode (in which the instrument is set by the front panel controls) if the REN line is not asserted or the counter is programmed for "Switch to Local".

Option 012 responds to the REN signal at all times. Thus, if REN is asserted, the 5345A will be in remote mode. If REN is not asserted, the counter will be in local mode.

c. INTERFACE CLEAR (IFC)

Only the controller can set the IFC line true. By asserting IFC, all bus activity is unconditionally terminated, and any current talkers and listeners become unaddressed.

Option 011, and Option 012 respond and monitor IFC at all times. When IFC is asserted, the 5345A will immediately stop driving the data and transfer lines. The SRQ line, however, will not be affected by IFC, and thus, will not be cleared if it had previously been asserted by the 5345A.

d. ATTENTION (ATN)

The ATN line is used to differentiate between data and bus instructions. If ATN is asserted, information on the data lines should be interpreted as a bus instruction. If ATN is not asserted, information should be interpreted as data.

Option 011, and Option 012 respond and monitor ATN at all times. When ATN is not asserted, the 5345A will output its data if it has been addressed to talk. When ATN is asserted, the 5345A will stop driving the lines and interpret the incoming data as bus commands.

e. END OR IDENTIFY (EOI)

Normally, data messages sent over the HP-IB are sent using standard ASCII code and are terminated by the ASCII character LF (line-feed). However, certain devices may wish to send blocks of information that contain data bytes which have the bit pattern of the line-feed character but are actually part of the data message. Thus, no bit pattern can be designated as a terminating character, since it could occur anywhere in the data stream. For this reason, the EOI line is used to mark the end of the data message.

The 5345A does not support the EOI feature.


3-85. HP-IB Transfer Control Lines

3-86. The three HB-IB transfer control lines and their interrelationship to each other during the three-wire handshake are as follows.

3-87. The transfer of a byte is initiated by the listener. When it is ready to accept data, it sets the Not Ready For Data (NRFD) line false. The talker then senses this condition, places a data byte on the bus, and sets the Data Valid (DAV) line true. When the listener senses DAV is true, it reads the data bus, and sets the Not Data Accepted (NDAC) line false, thus indicating that it has accepted the data byte.

3-88. Address Selection

3-89. Facing the rear panel of the counter, note the five slide switches above the HP-IB connector. The four rightmost switches (A5, A4, A3, A2) determine the counters Listen/Talk address. The far left switch is the Addressable/Talk Only switch. If the 5345A is to be connected to a printer only, with no controller on the bus, then set this switch in the Talk Only (up) position. If the bus has a controller then the 5345A must be able to respond to controller directives, and thus the Addressable/Talk Only switch must be set to the Addressable (down) position.



3-90. Only even addresses may be set on the 5345A, because the A_1 switch is internally wired to the "0" position. However, the address corresponding to the A_1 switch in the "1" position is also used by the 5345A, and thus, to prevent bus conflicts, both even and odd bus addresses must be reserved for the 5345A. The controller is typically set to address 21. Thus, the 5345A cannot be set to address 20, since it also requires address 21, which is already in use by the controller. Addresses 30 and 31 are also not allowed because 31 is reserved for the untalk and unlisten command. The programming examples at the end of this section were written with the counter set to address 18. It is therefore recommended that this address be

3-91. Addressing the 5345A for Talk and Listen

used. To set the address to 18, position the switches as shown:

3-92. Addresses are communicated on the data lines. When the controller asserts ATN true, all 5345A's interpret the information on the data lines DI01 through D105 as an address if during this time, the signal levels on D107 and D106 are either "1" and "0", respectively, for a talker; or "0" and "1", respectively, for a listener.

NOTE

When the 5345A is addressed from a listener to a talker or talker to a listener, the appropriate clear codes ("?" or "-") must be issued.

3-93. Output Modes

3-94. The 5345A has two discrete output modes. It has a talk mode and a computer dump mode. The computer dump mode is used when it is desired to output 5345A readings at extremely fast rates or to analyze raw measurement data. The talk mode is used when there is enough time for the 5345A to calculate the measurement, and output the result.

3-95. Computer Dump

- 3-96. The 5345A will output in computer dump mode if it is addressed to talk, and its talk address is one higher than the address set on the rear panel. Thus, if the rear panel address setting is 18, the computer dump address would be 18+1=19-
- 3-97. When the 5345A is addressed to output in this mode, it will output the contents of the denominator (events) register and then output the numerator (time) register contents. The processing and display cycles within the 5345A are bypassed with this mode. The sample rate (wait time between measurements) is less than 1 μ s in computer dump mode.

NOTE

Computer Dump is not supported when using an Automatic Frequency Converter Plug-In.

3-98. A total of 32 ASCII digits are output in this mode, with no CR (carriage return) or LF (linefeed). Sixteen digits from the denominator (events) register followed by 16 from the numerator (time) are output each time a measurement is taken until the 5345A is unaddressed. The counter outputs from the least to the most significant digits from the denominator, followed with the same order for the numerator. Each count in the time register is equal to 2 ns. For example, three counts in the time register would correspond to 6 ns.

Example:

Denominator Register (events)

	MSL)														LSD
	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
				_		_	\mathbf{D}_{I}	ATA	FLO	W						>-
Nur	nerat	or Re	egist	er (e	vent	s)										
	MSD)														LSD

DATA FLOW

3-99. Talk Output Mode

3-100. When addressed to the Talk output mode, the 5345A sends a space or a minus, up to 11 digits of data, decimal point, the exponent and carriage return linefeed coded in the ASCII format, as shown in Table 3-3.

ORDER DESCRIPTION CHARACTER OUTPUTTED () or (-) Normally a space, minus when B is greater than a in 1 start function 0-9 9 to 11 digits may be outputted depending on Gate Time selection, most significant digit first. Decimal Point. 3 \mathbf{E} Exponent Multiplier. 5 Sign of Exponent Multiplier. + or -0, 3, 6, or 9 Multiplier. CR Carriage Return. LF Line Feed (used as a word terminator).

Table 3-3. Talk Output Format

3-101. Programming Commands

3-102. The 5345A has a group of storage cells that are used to store program information. They are used only when a controller has the 5345A operating under remote control. The ASCII characters that can be stored in each cell and their relationship to the 5345A's operation are shown in Table 3-4.

3-103. The program storage cells are loaded with a predetermined set of conditions when either the front panel RESET button is depressed, power is turned on, or the special program code (Remote Program Initialize) I2 is issued. Notice that each time either the RESET pushbutton is depressed, power is turned OFF — then ON, or program code I2 is issued, the 5345A operates according to its front panel controls.

3-104. Program Function Descriptions

- a. Function and Gate Related directly to the front panel controls. For example, ASCII "FØ" and ASCII "GØ" select Frequency A function and 1 s gate time, respectively.
- b. Display The auto position (ASCII "DØ") will normally be programmed. This positions the display's least significant digit in the rightmost column with the correct display multiplier automatically selected. Programming the display multiplier is not required in Auto Display. Manual display programming of 0 to 10 digits shifts the decimal point, hence the display, one place left for each programmed code. Manual requires a multiplier suffix to be programmed.
- c. Display Multiplier Suffix Used only when Manual Display has been programmed. Selects the correct unit of time or frequency.
- d. Reset (I1) The reset command causes the current measurement cycle to be terminated and a new cycle to begin (i.e., it also acts as a sample trigger). After sending any new programming codes, I1 must terminate the code string to ensure that a measurement cycle has begun using the new codes. If I1 is given when the counter is in the WAIT until addressed mode (E:), the counter will immediately go to an output cycle and output all zeros. Only when the output is complete and sample trigger occurs will a new measurement begin. Hence, under these conditions, the first reading into the calculator (consisting of all zeros) must be discarded.

Table 3-4. Program Code Set, Option 011

1. Function ASCII	7. Output Mode ASCII
a. Plug-In	a. ONLY IF Addressed E2 b. WAIT Until Addressed E:
1	b. WAII Onth Addressed E.
	9 Dienlau Daritian
1	8. Display Position
e. Ratio B/A F5	(Digits from E in Data String)
f. Start F4	(Digit Position Defined from Right to
g. Stop F6	Left, Decimal Point on Right Side of Digit)
2. Accum Mode Start/Stop (If F4 or F6)	a. 0 Digits D;
a. A+B E=	b. 1 Digit
b. A-B E5	c. 2 Digits D9
	d. 3 Digits D8
3. Remote Gating	e. 4 Digits D?
	f. 5 Digits D>
a. External Gate E;	g. 6 Digits D=
b. Internal Gate E3	h. 7 Digits D<
	i. 8 Digits D3
4. Gate Time	j. 9 Digits D2
·	k. 10 Digits D1
a. 10000 s G4	l. Auto Position + Auto
b. 1000 s G3	Suffix Muliplier DØ
c. 100 s G2	*
d. 10 s G1	9. Display Multiplier Suffix
e. 10 s	(if other than DØ)
f. 100 ms G?	DEDION
g. 10 ms G>	FREO TIME START/ ASCII
h. 1 ms G=	INTERVAL RATIO
i. 100μs G<	GHz ns G C7
j. 10 μs	MHz μs M C6
k. 1 µs G:	kHz ms k C5
l. 100 ns	Hz s C4
m. Min	mHz ks C3
	10. Remote Program ASCII
5. Input Amplifier Control	Initialize
a. COM A or Separate E7	Switch to Remote E8
b. Check E?	11. Local — Remote
6. Sample Rate Selection	a. Switch to Local EØ
a. Maximum Sample Rate	12. Reset Command I1
(~100 ms) E1E4	(End of 100 ms reset pulse
b. Minimum Time	initiates measurement cycle)
(1-5 ms) E1E<	
c. HOLD E9	13. Sample Trigger Command (If E9)J1

RESET PUSHBUTTON/POWER-UP/I2 PROGRAM conditions are: FØ, GØ, DØ, E7, E2, E3, E1, E4, E5, EØ

- e. Remote Program Initialize Instruction I2 Sets the remote program storage cells to the initial conditions of instrument power-up or front panel reset. The stored program is FØ, GØ, E7, EØ, E2, E3, E1, E4, E5. They are:
 - FØ Frequency A
 - $G\emptyset 1$ s gate time
 - DØ Auto display position
 - E7 COM A or Separate (depending on front panel positon)
 - EØ Local operation
 - E2 Output only if addressed to talk
 - E3 Internal Gate
 - E1 Sample rate not hold
 - E4 Sample rate ≈50 ms time
 - E5 A-B Start mode

When taking control of the 5345A it is necessary to change only those storage cells that are different from the above. For example, the 5345A is to be used under remote control for a period measurement at 100 ms gate time it is only necessary to change the ASCII "F0" and "G0" to ASCII "F1" and "G?", respectively.

- f. Input Amplifier Control
 - 1. COM A or Separate (E7) This programs the position of the COM A and SEP switch on the front panel. Example: If program code E7 is issued and the Input Amplifier Control switch is set to COM A position, COM A will be selected. If, however, the front panel switch was set to SEP, then Separate is selected.
 - 2. Check (E?) This program selects the fornt panel check mode. The check mode is always selected regardless of Input Amplifier Control positions.
- g. Local-Remote
 - 1. Local The 5345A operates according to its front panel controls.
 - 2. Remote Used in conjunction with the control line REN (Remote Enable) to have the 5345A operate according to the information in its program storage cells.
- h. Output Modes A 5345A outputs in one of two modes, providing it has been addressed to TALK.
 - 1. ONLY IF addressed (ASCII "E2" stored in the program storage cell). The 5345A will output each measurement if it has been addressed to TALK. If not so addressed, it bypasses the entire output phase of its operating cycle.
 - 2. WAIT until addressed (ASCII "E:" stored in the program storage cell). The 5345A will make a measurement, then wait in the output phase of its operating cycle until it is addressed to TALK. When waiting in the output phase, the 5345A display will be blank. As soon as it is so addressed, it will output and continue according to the information in its program storage cells.ells.

NOTE

The output routine will be bypassed in the WAIT mode (ASCII characters E:) if the bus is in the DATA Mode with no listeners. This is a feature of the 5345A counter which prevents counter hang-up if the HP-IB cable is detached.

Notice that the 5345A ALWAYS outputs when it reaches the output phase of its operating cycle IF it has been addressed to TALK. When programmed ONLY IF, the 5345A continues to go through its operating cycle, bypassing the output hase until addressed to TALK. When programmed to WAIT, the 5345A will stop at its output phase and stay there until addressed to TALK.

i. Remote Gating

- 1. External Gate ("E;"), Selects EXT GATE position of Gate Control switch for control of gate circuits.
- 2. Internal ("E3). Selects INTERNAL position of Gate Control switch, allowing normal operation of the counter.
- j. Sample Rate Selection This programmed sample rate determines the "wait time" between measurement. This is the time from the end of processing to the time the counter is armed for the next measurement.
 - 1. Maximum Sample Rate (E1E4). Equivalent to selecting the maximum sample rate with the front panel sample rate control. This results in a wait time of 50 to 100 ms.
 - 2. Minimum Time (E1E<). This results in the fastest repetitive measurement cycles possible since the sample rate portion of the measurement cycle is effectively bypassed. For normal talk mode, the wait time in this mode is $\leq 100 \,\mu s$ plus the 1 to 5 ms processing time. For the unprocessed format talk mode (computer dump), the time is $\leq 1 \,\mu s$ plus the output time of 107 μs into an infinitely fast receiver.

NOTE

In Minimum mode, the counter display will be blank. If E1 has been previously programmed, only E4 or E<must be sent.

- 3. Hold (E9). The counter will wait until a Sample Trigger Command (J1) occurs and then the measurement cycle begins.
- k. ACCUM Mode Start/Stop Used when totalizing two input signals:
 - 1. A+B (E=). Counts of each channel are added for the total displayed count.
 - 2. A-B (E5). B counts are subtracted from Channel A counts.

3-105. Program Codes and Universal Commands for Option 012

3-106. Tables 3-5 and 3-6 list the universal commands and program codes for Remote Programming of Option 012.

Table 3-5. Universal Command Set, Option 012

ASCII CHARACTER	REMARKS	5345A RESPONSE
SOH	(GTL) Go To Local Included	Causes instrument to return to local if addressed to listen
BS	(GET) Group Execute Trigger	Causes instruments on the bus (that are addressed to listen) to execute their function
DC1	(LLO) (LOCAL Lockout)	Disables the Local pushbutton on the front panel
DC4	(DCL) Device Clear	Causes instrument to reset, same as instruction I1
CAN	(SPE) Serial Poll Enable	Controller places the bus in the serial polling mode
EM	(SPD) Serial Poll Disable	Controlls terminates the serial polling mode
?	(UNL) Unlisten	Clears or removes all addressed listeners from the active state of being addressed
(underscore)	(UNT) Untalk	Underscore is used to clear the addressed talker from the active state of being addressed

Table 3-6. Program Code Set, Option 012

Table 3-0. Flogram	Code Set, Option 012
1. Function ASCII	6. Local-Remote ASCII
	or Boom rounds
a. Plug-In F2	Selects remote upon addressing provided
b. Frequency A FØ	the bus line REN is assertive.
c. Period F1	
	7. Output Mode
d. Time Interval A to B F3	a. Output only if addressed to Talk;
e. Ratio B/A F5	· · · · · · · · · · · · · · · · · · ·
0. 1.4.20 2/12	bypass if not addressed to Talk E2
f. Start F4	b. Hold current measurement until
g. Stop F6	
	addressed to Talk E:
2. Gate Time	NOME
a. 10000 s G4	NOTE
	The output routine will be bypassed in
b. 1000 s G3	the wait mode (ASCE:) if the bus is in
c. 100 s G2	the DATA Mode with no listeners. This
d. 10 s G1	
	is the result of a 5345A feature which
e. 1 s	prevents hang-up of the 5345A in the
f. 100 ms G?	event the HP-IB cable is disconnected.
g. 10 ms G>	CACILI MIC III ID CADIC IS discominented.
h. 1 ms G=	en e
	9 Domete Cating
i. 100 μs G< or G≤*	8. Remote Gating
j. 10 μs G;	a. Enable Rear Panel
k. 1 μs	External Gate E;
l. 100 ns G9	b. Disable Rear Panel
m. Min G5	External Gate E3
24 Diamley Besites	9 Sample Rate
3A. Display Positon	9. Sample Rate
(Digits from E in Data String) (Digit	(Wait Time Between Measurements)
Position Defined from Right to Left,	a. Not Hold E1
Decimal Point on Right Side of Digit)	1. Min Time
	(1-5 ms) E< or E≤
a. 0 Digits	
b. 1 Digit D:	2. ≈50 ms time (Required
c. 2 Digits D9	for Start Function) E4
	b. Hold E9
1	
e. 4 Digits	1. Take a measurement J1
f. 5 Digits D>	•
g. 6 Digits D=	10. Accum Mode Start/Stop
1	A+B E=
i. 8 Digits	A-B E5
j. 9 Digits D2	
k. 10 Digits D1	11. Slope***
l. Auto Position + Auto	Slope B+ EØ**
	Clara D Doss
Suffix Multiplier DØ	Slope B E8**
2D Disales W. 14:-1: C. 66:	Slope A+ E6
3B. Display Multiplier Suffix	Slope A E>
DEBIOD	
PERIOD START/	10 M 1 T 1 444
	12. Trigger Levels***
INTERVAL RATIO	Level A ADDD
TITLE TO THE TANK THE	Level B BDDD
GHz ns G C7	
3.6	D=ASCII Digit 0-9
MHz μs M C6	NOTE
kHz ms k C5	On power up, these level are random.
Hz s C4	Oil power up, mese level are random.
mHz ks C3	מחח
	Trigger Level in Voltage = $\frac{\text{DDD}}{250}$ -2.000 for
J	250 000≤DDD≤999
1 A Boost	AND
4. Reset	·-
a. Machine reset I1	• A Chan A: $00 = +2.00$
b. Remote Program Initialize I2.	B Chan B: $00 = +2.00$
	NOTE
E Innut Amelifian Control	
5. Input Amplifier Control	These codes are useful when calibrating
a. COM A or Separate E7	the DAC.
b. Check E?	
	**Codes have different function for Option 011
1	***Must be programmed
	• • • • • • • • • • • • • • • • • • •
RESET PUSHBUTTON/POWE	CR UP/I2 PROGRAM conditions are:
	E2, E3, E1, E4, E5, EØ
	, ,

3-107. Modes of Operation

- 3-108. The 5345A has several remote operating modes. They depend on the Sample Rate and Output Modes and the method used to initiate a measurement procedure. This section includes a description of these modes and sample programs.
- 3-109. The two principal modes of remote operation, based on the Sample Rate Output modes, are described in (a) and (b) below. Modes (c) and (d) are possible by selecting the remaining combinations of the Sample Rate and Output modes.
 - a. Sample Rate NOT Hold (E1) and Output ONLY IF E2
 - 1. If not addressed to talk, the 5345A continuously makes measurements at a rate determined by program codes "E<" or "E4" 1-5 ms or ≈50 ms, respectively, plus measurement time. It skips the output phase of its operating cycle.
 - If 5345A is addressed to talk, it no longer skips its output phase. The next and all subsequent measurements are outputted.
 - b. Sample Rate Hold (E9) and output mode WAIT until addressed (E:) the 5345A sequence is:
 - Addressed to LISTEN.
 - 2. Instructed to make a measurement.
 - 3. Makes a measurement and stops in its output phase.
 - 4. Addressed to TALK.
 - 5. Outputs and stops in its Sample Rate phase.
 - 6. Addressed to LISTEN.
 - 7. Instructed to make measurement, then repeats 3 through 6.
 - c. Sample Rate NOT Hold (E1) with (E<) or (E4) programmed and WAIT until addressed (E:) the 5345A:
 - 1. Makes a measurement and stops in its output phase.
 - 2. Is addressed to TALK.
 - 3. Outputs, goes through its sample rate and makes another measurement, and if:
 - (a) Still addressed to TALK, it repeats 3.
 - (b) Not addressed to TALK, it stops in its output phase and waits until so addressed, then repeats 3.
 - d. Sample Rate Hold (E9) and Output ONLY IF addressed (E2) the 5345A is:
 - Addressed to LISTEN.
 - 2. Instructed to make a measurement.
 - (a). Addressed to TALK by the end of the measurement phase, it outputs and stops in the sample rate phase until 1 and 2 are repeated.
 - (b). Not addressed to TALK by the end of the measurement phase, it skips output and stops in the sample rate phase until 1 and 2 are repeated.

3-110. Starting a Measurement Procedure

- 3-111. When operating the 5345A under remote control, a measurement procedure may be initiated by sending a Reset or Take a Measurement Instruction or by letting the sample rate time run out.
 - a. Sample Rate NOT Hold (E1) a measurement starts at the end of a sample rate time.
 - b. Reset Instruction (I1):
 - 1. Can be given at any time during a 5345A's operating cycle.
 - 2. Does not change the information in the program storage cells.
 - 3. Clears the display.
 - Arms the counter.
 - 5. Starts measurement phase of the 5345A's operating cycle.
 - c. Take a Measurement Instruction (J1):
 - Can be given only if the 5345A is stopped in the sample rate phase of its operating cycle. If given at any other time it will be ignored by 5345A.
 - 2. Does not change the information in the program storage cells.
 - 3. Does not clear the display.
 - 4. Starts the measurement phase of the 5345A's operating cycle.

3-112. Programming Examples

- 3-113. The following programming examples are illustrative of HP 5345A programming. The HP 9000 Series 200/300 controller is used and the examples are written in BASIC 5.X.
- 3-114. Three basic actions must occur to make a measurement and output the results:
 - a. The Function (frequency, period, time interval, etc.), gate time, output mode, and other relevant parameters must be specified.
 - b. The counter must be triggered to take a measurement. This can be programmed to occur automatically when a signal is present at the input that falls within the trigger level range, or by sending the counter a trigger command.
 - c. The measurement data must be removed from the counter and sent to a listening device. In the programming examples that follow, the controller is that device.

3-115. Example Program 1: Triggering a Measurement

3-116. This program demonstrates how to trigger the 5345A to take a frequency measurement when the trigger command "J1" is used and how to output the measurement to the controller.

PROGRAM 1

- 10: OUTPUT 718,"I2E8E9G>I1"
- 20: DISP "5345A PROGRAMMED FOR FREQUENCY"
- 30: PAUSE
- 40: OUTPUT 718;"J1"
- 50: DISP "5345A TRIGGERED"
- 60: END

Program Explanation:

Line 10:	Programs the Counter for power-up conditions: I2 \rightarrow (Freq A, 1 s Gate, Auto Display, Input Amp to COM A/SEP, switch to Local, output Only if Addressed, Internal Gating, Maximum Sample Rate, Accumulate Mode A-B), E8 \rightarrow switch to Remote*, E9 \rightarrow sample rate set to Hold*, G> \rightarrow 10 ms Gate*, I1 \rightarrow Reset. *Overrides condition set by I2.
Line 20:	Displays "5345A PROGRAMMED FOR FREQUENCY".
Line 30:	Suspends program execution until CONTINUE is pressed.
Line 40:	Triggers the 5345A for a measurement.
Line 50:	Displays what occurred in line 40.
Line 60:	Terminates program execution.

Connect a 1 kHz input signal to CHANNEL A of the Counter. Type in Program 1 on the Controller and press RUN.

- a. The 5345A has been programmed for a frequency measurement. The RMT and Hz annunciators will light. The 5345A display will be 00000000000. The controller will display "5345A PROGRAMMED FOR FREQUENCY". Press CONTINUE.
- b. The 5345A GATE lamp will flash on and the display will be approximately 1.000000 kHz (there should be 7 digits displayed). The controller will display "5345A TRIGGERED".

3-117. Example Program 2: Start/Stop Totalize

3-118. After a START command is sent, the HP 5345A can totalize signals applied simultaneously to both Channels A and B. The measured result can be either CHANNEL A plus CHANNEL B (A+B), or CHANNEL A minus CHANNEL B (A-B).

PROGRAM 2

	FRUGRAM 2
10:	OUTPUT 718,"I2E8E=I1F4"
20:	WAIT 10
30:	OUTPUT 718;"F6"
40:	ENTER 718;X\$
50:	PRINT "TOTAL EVENTS A+B=";X\$
60:	OUTPUT 718;"E5I1F4"
70:	WAIT 10
80:	OUTPUT 718;"F6"
90:	ENTER 718;Y\$
100:	PRINT "TOTAL EVENTS A-B=";Y\$
110.	FND

Program Explanation:

Line 10:	Programs the counter for power-up conditions: I2 \rightarrow described in Program 1 explanation, E8 \rightarrow switch to Remote, E= \rightarrow A+B Accumulate Mode, I1 \rightarrow Reset, F4 \rightarrow Function set to
	·
	START, thus opening the gate.
Line 20:	Causes the controller to wait 10 seconds before executing the next program line, and thus
	allows for a 10-second sample time.
Line 30:	Programs the counter function to STOP, thus closing the gate.
Line 40:	Reads data from the 5345A into the controller into the variable X.
Line 50:	The controller displays the result of the A+B totalize measurement.
Line 60:	Programs the counter for the following conditions: E5 \rightarrow A-B Accumulate Mode, I1 \rightarrow
	Reset, $F4 \rightarrow$ Function set to START, thus opening the gate.
Line 70:	Causes the controller to wait 10 seconds before executing the next program line, and thus
	allows for a 10-second sample time.
Line 80:	Programs the Counter function to STOP.
Line 90:	Reads the data from the 5345A into the controller into the variable Y.
Line 100:	The controller displays the results of the totalize measurement.
Line 110:	Terminates program execution.

Connect the signal generator as in Program 1. Type in Program 2 and press RUN.

- a. The Counter will commence totalizing. The GATE and RMT annunciators will light. The counter will display the current event count, and when it exceeds 1000 events, the k annunciator will light. After approximately 10 seconds the counter is programmed to stop and the controller will read the 5345A data and display (A+B) followed by the sum of the events into CHANNEL A plus the events into CHANNEL B which should be in the neighborhood of 20,000 events.
- b. After displaying A+B the controller will continue the program and the 5345A will again start totalizing. After approximately 10 seconds the counter will stop totalizing and the controller will display A-B. Both Channel A and B have the same input signal applied, therefore, A-B should be approximately zero.

The SEP/COM A/CHECK switch can be set to SEP. Under this setting CHANNEL B has no input signal applied, therefore, A+B will be approximately the same as A-B.

3-119. Example Program 3: Frequency Averaging Using External Gate

PROGRAM 3

3-120. Frequency averaging is a measurement technique whereby the input signal is sampled over multiple external gates and an average frequency is computed. The number of samples taken equals the front panel Gate Time divided by the External Gate Time. The advantage of frequency averaging is that the 5345A can provide improved resolution and accuracy in cases where the input signal burst width is so small that very few digits of display would be possible if no averaging were performed. Using the technique may be the difference between obtaining a meaningful or useless frequency measurement.

	10:	IMAGE 4X,MD.4DE,"Hz"
	20:	OUTPUT 718,"I2E8E;I1"
	30:	DISP "SAMPLE SIZE = 1 SEC. PER EXT. GATE"
	40:	WAIT 3
	50:	ENTER 718;D
	60:	ENTER 718;A
	70:	PRINT "FREQUENCY AVERAGE:"
	80:	PRINT USING 10;A
	90	END
Line 10:		Defines format to be display the frequency measurement on the controller: $4X \rightarrow 4$ Blank
		Characters, $M \rightarrow Sign Digit$, $D \rightarrow Specifies 4 Digit Positions Right of the Decimal Point, E$
		→ specifies Scientific notation.
Line 20:		Programs the counter for power-up conditions: I2 \rightarrow described in Program 1 explanation,
		E8 \rightarrow switch to Remote, E: \rightarrow External Gating, I1 \rightarrow Reset
Line 30:		The controller will display "SAMPLE SIZE = 1 SEC. PER EXT. GATE".
Line 40:		Causes the controller to wait 3 seconds before executing the next program line.
Line 50:		Reads the data from the 5345A buffer register into the variable D (dummy). The reset
		command (I1) in line 20 clears the 5345A buffer register. Line 50 clears the buffer register
		for a legitimate reading (Line 60).
Line 60:		Reads the data from the 5345A buffer register into variable A. This variable contains the
		actual measurement value.
Line 70:		The computer will display "FREQUENCY AVERAGE:"
Line 80:		Programs the CRT to display the measurement (variable A) according to the format
		specified in Line 10.
Line 90:		Terminate program execution.

With the 1 kHz signal still applied, connect an external gate signal with an amplitude of 0 to -1 volts and a pulse width of 1 ms to the EXT GATE BNC on the rear panel of the 5345A. Set the GATE CONTROL INPUT switch to EXT GATE. Apply the input signal to CHANNEL A of the 5345A. Type in the program and press RUN.

- a. The counter is programmed for a frequency measurement using an external gate. The RMT and GATE annunciators will light and the display will be all zeros until the measurement is made. The controller will display "SAMPLE SIZE = 1 SEC. PER EXT. GATE" for about 3 seconds. For this particular case, sample size is average of 1000 samples.
- b. Upon completion of the measurement by the 5345A, the computer will read the data and display "FREQUENCY AVERAGE: followed by the frequency measurement.

3-121. Example Program 4: Computer Dump Mode

3-122. This program demonstrates the ability of the 5345A to output raw measurement data to the controller for analysis. One advantage of this mode is that most computers can perform the math (normally done by the 5345A) much faster. Another advantage is tat the math can be calculated after all of the measurements have been taken, so that minimal time is lost between measurements. This allows an increase in speed over the standard output format.

DENOMINATOR		N	UMERATOR	
(TIME)			(EVENT)	
LSD	MSD	LSD		MSD
16001000000000	000	50305	0000000	000
1st IN			LAST	OUT

The contents of the two 16-digit registers are output in Reverse order as a 32-digit string to the string variable B\$. Thus, the order must be reversed, and the first 16 digits (TIME) must be separated from the second 16 digits (EVENT):

DENOMINATO (TIME)	OR		ERATOR 'ENT)
LSD	MSD	LSD	MSD
000000000005	0305	50000000	000010016
1st IN			LAST OUT

To calculate a frequency measurement:

2ns time is the time equivalent for each count recorded in the TIME register. That is, the TIME register is incremented every 2 ns. Thus, if the TIME register contained a count of 5, the actual time would be ((5 * 2.E-9) = 10 ns.

	PROGRAM 4
10:	OPTION BASE 1
20:	DIM B\$[32000]
30:	INPUT "HOW MANY MEASUREMENTS?",N
40:	OUTPUT 718; "I2G5E8E1E <ei1"< td=""></ei1"<>
50:	ENTER 719 USING "#,"&VAL\$(N*32)&"A";B\$
60:	PRINT USING "5X,K,13X,K,11X,K","TIME","EVENTS","FREQ"
70:	B\$=REV\$(B\$)
80:	FOR I=0 TO N-1
90:	Con=32*I
100:	Num\$=B\$[Con+1,Con+16]
110:	Den\$=B\$[Con+17,Con+32]
120:	Time=VAL(Num\$)
130:	Event=VAL(Den\$)
140:	Freq=Event/(Time*2.E-9)
150:	PRINT USING "16A,X,16A,X,K";Num\$,Den\$,Freq
160	NEXT I
170:	END

Program Explanation:

Line 10:	Specifies lower bound of arrays as 1 rather than 0.
Line 20:	Dimensions the string variable B\$ 32,000 characters wide.
Line 30:	Reads into N the number of measurements to be made.
Line 40:	Programs the counter for power-up conditions: I2 \rightarrow described in program example 1, G5 \rightarrow Gate Time set to Minimum, E8 \rightarrow switch to Remote, I1 \rightarrow Reset.
Line 50:	Reads the measurement into the string variable B\$. Note that address 719 specifies computer dump output from the 5345A.
Line 60:	Displays a title for the measurement table.
Line 70:	Reverses the order of the characters in the string variable B\$.
Line 80:	Sets up a loop for computing the result of each measurement.
Line 90:	Defines the value for the variable Con. Con is used to locate the appropriate substring of
	B\$.
Line 100:	Copies the first 16 digits of B\$ into Num\$ (numerator).
Line 110:	Copies the last 16 digits of B\$ into Den\$ (denominator).
Line 120:	Converts the string NUM\$ into a numeric quantity and stores it into the variable time.
Line 130:	Converts the string Den\$ into a numeric quantity and stores it into the variable event.
Line 140:	Calculates the measured frequency.
Line 150:	Displays the computer dump data and the calculated frequency.
Line 160:	Returns program control to line 80 to compute the next measurement.
Line 170:	Terminates program execution.

Set the input signal to a desired frequency and press RUN. When the display reads "HOW MANY MEASUREMENTS?" enter the desired number and press ENTER. The measurement values will be displayed.

3-123. Option 012 Remote Programming

3-124. Option 012 provides all the features of Option 011, plus remote programming of the input amplifier's slope and level controls. Option 012 also uses several universal commands, and responds and identifies to serial polling.

3-125. Option 012 has two to converters that permit the reference voltage presented to the input amplifiers to be controlled in 4 mV steps from -2.0V to +2.0V.

NOTE

Trigger level range is linear from -2.0V to +2.0V with 4 mV resolution.

3-126. Features

- 3-127. The following are special operating features of Option 012:
 - a. Slope Control. The slope can be controlled externally.
 - b. Trigger Levels. The trigger levels are set sending a channel select code and three bits as:

ADDD or BDDD

1. The actual trigger level will be:

$$\frac{\text{DDD}}{250}$$
 -2.000 volts

- 2. There is no defined power-up state for the trigger levels.
- 3. Trigger levels stabilize only when the last character is received from the bus.
- 4. Trigger level DAC's can be adjusted according to the procedure outlined in Table 5-6.
- 5. A RESET code command (I1) should be sent to the counter after setting the DAC levels to prevent miscounts.

3-128. Special Programming Considerations (not in Option 011)

- 3-129. The following programming features must be considered when using Option 012:
 - a. SRQ Identified Serially.
 - b. Slope Controlled (must be Programmed).
 - c. Levels Controlled (must be Programmed).
 - d. LLO (Local-Lockout) Universal
 - e. GTL (Go to local) Universal Addressed.
 - f. DCL (Device Clear) Universal.
 - g. GET (Trigger) Universal Addressed.
- h. All other codes are the same, except E0 and E8 which have different functions for Option 011.
- i. Goes to Remote anytime the counter is addressed to listen.
 - 1. Counter should be RESET with I1 command anytime a program code is sent to the counter. The I1 command should be the last command sent, so as to prevent miscounts.
 - 2. Slope and Trigger Level codes should be sent to the counter when first programming the counter after a power-up of the counter.
 - Manual Trigger Level controls should be set to PRESET position when in REMOTE control to prevent interference to the remote levels.

3-130. Examples of Programming (Option 012) only)

3-131. The following programming example illustrates the added features and requirements of Option 012.

3-132. Example Program: Time Interval Measurements of Pulse Width

3-133. This program demonstrates the Analysis Capabilities of the 5345A. The counter is programmed to measure the width of the positive-going pulse, then the width of the negative-going pulse. With this data, the Duty Cycle is calculated.

PROGRAM 5

- 10: OUTPUT 718,"I2E6E8A750B750E7G5F3I1"
- 20: ENTER 718;D
- 30: ENTER Y18;A
- 40: OUTPUT 718;"E>E0"
- 50: ENTER 718;Y
- 60: PRINT USING"2X,K,10X,K";"POSITIVE","NEGATIVE"
- 70: PRINT USING "3X,K,13X,K,9X,K";"PULSE","PULSE","DUTY"
- 80: PRINT USING "3X,K, 13X,K,9X,K";"WIDTH","WIDTH","CYCLE"
- 90: PRINT
- 100: PRINT USING "MD.4DE,K,4X,MD.4DE,K,3X,MDD.3D,K";A,"S",Y,"S",(A/(A+Y))*100,"%"
- 110: END

Program Explanation:

Line 10:	Programs the Counter for Power-up conditions: I2→ described in Program 1 explanation, E6→ Channel A set to trigger on positive slope, E8→ Channel B set to trigger on negative slope, A750 → Channel A Trigger level set to 1V, B750 → Channel B Trigger level set to 1V.
	1V, E7 \rightarrow Input Amp set to COM A/SEP, G5 \rightarrow Gate Time set to Minimum, F3 \rightarrow Function set to Time Interval A to B, I1 \rightarrow Reset.
Line 20:	Reads the data from the 5345A buffer register into the variable D (dummy). The reset command (I1) in line 10 clears the 5345A buffer register. Line 50 clears the 5345A buffer register for a legitimate reading (Line 30).
Line 30:	Reads the positive pulse width measurement into the variable A.
Line 40:	Programs the Counter to measure negative slope: $E \rightarrow Channel A$ set to trigger on negative slope, $E0 \rightarrow Channel B$ set to trigger on positive slope.
Line 50:	Reads the negative pulse width measurement into the variable Y.
Line 60:	Prints the first title line for the measurement table.
Line 70:	Prints the second title line for the measurement table.
Line 80:	Prints the third title line for the measurement table.
Line 90:	Prints a blank line.
Line 100:	Displays the positive and negative pulse widths and the calculated percent duty cycle.
Line 110:	Terminates program execution.

SECTION IV THEORY OF OPERATION

4-1. INTRODUCTION

4-2. This section describes the individual logic elements, overall counter operation, and theory of operation for each printed circuit assembly. The overall counter theory starts in Paragraph 4-44. The theory for each pc board starts in Paragraph 4-71.

4-3. LOGIC ELEMENTS

4-4. Two states exist in the binary system, 1 and 0. HIGH (H) and LOW (L) are used to represent the levels of 1 and 0. HIGH always represents the more positive level, whether it be positive or negative logic. Figure 4-1 shows four pairs of logic symbols that have the same truth tables and can be used interchangeably. The same function is performed by what appears to be two different logic symbols.




Figure 4-1. Logic Comparison Diagrams

4-5. Logic Levels

- 4-6. This instrument uses three types of logic. They are:
 - 1. Transistor-Transistor Logic (TTL)
 - 2. Emitter-Coupled Logic (ECL)
 - 3. Emitter-Emitter-Coupled Logic (EECL).

Digital signals have two logic states, referred to as High and Low. The voltage associated with the High or Low state is different for each logic type.

LOGIC STATE	TTL	ECL	EECL
Low	0 to +0.4V	approximately -1.5V	approximately -0.6V
High	2.4 to 5V	approximately -0.8V	approximately 0V

4-7. Wire-OR/Wire-AND Configuration

- 4-8. The wire-AND configuration applies to TTL type logic. (It may be commonly referred to as wire-OR.) In TTL, the output of an open-collector gate (one having no load resistor) can be paralleled with gates of the same type to perform this function. When the outputs are tied to the same line, any one of the gates can pull the line Low (.7V) without damaging itself. An external pull-up resistor is required.
- 4-9. The wire-OR configuration applies to ECL type logic. With ECL, an external resistor is not necessarily required. As with TTL, the gate outputs are connected together. In this case, however, any one of the gates can force the line High (-.7V).

4-10. Exclusive OR Gate

4-11. The output of the exclusive OR will be High if one, but not both, of the inputs is High. This can be seen in the truth table in Figure 4-2.




Figure 4-2. Exclusive OR Gate

4-12. INTEGRATED CIRCUITS — THEORY OF OPERATION

4-13. Much of the circuitry used in this instrument is comprised of common logic elements: AND gates, D-Type flip-flops, JK's, etc. Other circuits may use devices that are not as familiar as those mentioned. The following paragraphs briefly describe the operation of these devices. Notice that these devices are shown functionally; i.e., they attempt to best describe the opertion of the device and may not reflect the nomenclature used by the manufacturer.




Figure 4-3. Synchronous 4-Bit Up/Down Counter, 1820-0233

4-14. Synchronous 4-Bit Up/Down Counter, 1820-0233

4-15. All four counters are fully programmable; that is, the outputs may be preset to any state by entering the desired data on the data inputs while the LOAD input is Low. The output will change to agree with the data inputs. Once the Load condition is removed, the outputs can count down with each positive pulse on CNT DN or count up with each positive pulse on CNT UP. A High level on the CLR input forces all outputs Low. Borrow goes Low with an underflow condition, while CARRY goes Low with an overflow condition.




Figure 4-4. Read-Only Memory (ROM) 1820-0254*

4-16. Read-Only Memory (ROM) 1820-0254*

4-17. This device is a programmed, addressable memory. There are 32 storage locations, each of which is capable of storing an 8-bit character. The contents in each location is fixed. The contents of a location are placed on the output lines when the gate (G) is low and the location has been addressed with the proper input code (A,B,C,D,E lines).




Figure 4-5. 4-Bit Bistable Latch 1820-0301

4-18. 4-Bit Bistable Latch 1820-0301

4-19. Information present at a data (D) input is transferred to the respective Q output when the enable line is High. The Q output will follow the data input as long as the enable line remains High. When the enable line goes Low, the information currently on the D inputs is retained (latched) on the Q output until the enable line returns High.

^{*}Even though the type of ROMs used may be the same, the part numbers will differ with individual programs.




Figure 4-6. Synchronous Up/Down Counter 1820-0545

4-20. Synchronous Up/Down Counter 1820-0545

4-21. A Low on the EN G line enables the operation of this binary counter. While the LOAD input is Low, the counter can be preset to any number from 0 to 15. The Q outputs assume this number, and counting begins from that point. The state of DN/UP determines the direction of counting. If DN/UP is High, the counter counts down, when Low, it counts up. The MAX/MIN output produces a High level output pulse with a duration approximately equal to one complete cycle of the clock when the counter overflows or underflows. The RIP CLK output produces a Low-level pulse equal in width to the lowlevel portion of the clock input when an overflow or underflow condition exists.




Figure 4-7. Dual Four-Input Multiplexer 1820-0610

4-22. Dual Four-Input Multiplexer 1820-0610

4-23. This multiplexer selects one line from the four A inputs and one line from the four B inputs and transfers that data to the respective Z outputs. Each Z output (A or B) has an inverted and a noninverted line. The inputs to be transferred are selected by the code present on S1 and S2, as shown in the truth table of Figure 4-7.




Figure 4-8. One-of-Ten Decoder 1820-0627

4-24. One-of-Ten Decoder 1820-0627

4-25. This IC converts a BCD code to a decimal equivalent. A code on the input lines (8,4,2,1) causes one of the output lines to Low. For example, a code of seven $(\frac{8421}{0111})$ pulls the "7" line Low.




Figure 4-9. MOS Six Decade Counter 1820-0634

4-26. MOS Six Decade Counter 1820-0634

4-27. This is a 6-digit, ripple-through counter with buffer storage outputs for each decade. The circuit has one set of BCD outputs (ABCD) that may be switched from digit to digit, as determined by a decade select code (XYZ). For the counting operation, the device will advance its count on the positive going edge of the clock input (C). While counting is in progress, the decimal count of a selected decade (by means of XYZ lines) is transferred to the BCD outputs when the TRF line is held Low. The decade contents can be "scanned" and transmitted to the BCD outputs by sequentially changing the XYZ code. The High logic level is >3.4V for all inputs.




Figure 4-10. Eight-Input Multiplexer 1820-0658




Figure 4-11. Quad Latch 1820-0701




Figure 4-12. One-of-Sixteen Decoder 1820-0702

4-28. Eight-Input Multiplexer 1820-0658

4-29. A Low on the EN line enables the operation of this multiplexer. A code on the select lines (S4, S2, S1) selects the corresponding input to transfer its data to the Z outputs. For example, a code of ($\frac{S4}{0}\frac{S2}{1}\frac{S1}{1}$) selects the I_3 line, and the Z output (noninverted) assumes the state of I_3 .

4-30. Quad Latch 1820-0701

4-31. Information present at a data (D) input is transferred to the respective Q output when the enable line is Low and when the respective select (S) line is Low. The Q output will follow the data input as long as EN remains Low. When EN goes High the data currently on the D inputs is retained (latched) on the Q output until EN returns Low or the latch is reset (MR=Low). When the latch is reset, the Q outputs go Low.

4-32. One-of-Sixteen Decoder 1820-0702

4-33. This IC converts a binary code to a decimal equivalent. When the device is enabled with two-low levels (pins 18 and 19), a code on the input lines (8,4,2,1) will pull one of the output lines Low. For example, a code of $12(\frac{8421}{1100})$ pulls the "12" line Low.




Figure 4-13. Quad Two-Input Multiplexer 1820-0710

4-34. Quad Two-Input Multiplexer 1820-0710

4-35. With the enable (EN) line Low, the multiplexer is enabled to transfer the data inputs (ABCD) directly to the output lines (Z). When SEL is a "0" (Low) the A_0B_0C_0D_0 inputs are selected; while the A_1B_1C_1D_1 inputs are selected with a "1" (High) on the SEL line.




Figure 4-14. Synchronous 4-Bit Counter 1820-0716

4-36. Synchronous 4-Bit Counter 1820-0716

4-37. The two enable lines (EN P and EN T) must be High before the device can count. Each positive edge of the clock pulse advances the binary count on the Q outputs. The carry output (CO) goes High when the output reaches a count of 15 (a total of 16 clock pulses). The count can be preset to start counting from a given number. This is done by pulling the LOAD line Low and entering the desired number on the input lines (A,B,C,D).




Figure 4-15. 8-Bit Addressable Latch 1820-0833

4-38. 8-Bit Addressable Latch 1820-0833

4-39. When the EN line is Low data (D) is written into the latch and will appear on only the Q that is selected by the address code. For example, an address code of $5 \left(\frac{A^4}{1} \frac{A^2}{0} \frac{A^1}{1} \right)$ selects Q5. When EN is High, the latch is in the memory mode; i.e., all latches remain in their previous state and are unaffected by the data or address inputs.




Figure 4-16. 5-Bit Comparator 1820-0904

4-40. 5-Bit Comparator 1820-0904

4-41. This IC performs a comparison between two 5-bit characters and provides three outputs to indicate the result of the comparison: less than, greater than, and equal to. A Low level on EN enables the device, and a High level forces all three outputs Low.




Figure 4-17. 64-Bit Read/Write Memory 1820-1028

4-42. 64-Bit Read/Write Memory 1820-1028

4-43. The memory is capable of storing 16 characters of 4-bits each. Information present at the data (D) inputs is written into the memory by addressing (A lines) the desired memory location and holding both memory enable (ME) and write enable (WE) low. The complement of the information that has been written into the memory is read out at the four output (O) lines. This is done by holding ME low, setting WE high, and addressing the desired location.

4-44. OVERALL THEORY OF OPERATION

4-45. The following paragraphs contain a general description of the counter's operation. A block diagram is provided in Section VIII for reference.

4-46. Input Assembly

4-47. The counter has two input channels, each having a frequency range of dc to 500 MHz. A two-position switch selects either X1 or X20 signal attenuation. The signal is amplified by two amplifiers: one on A3 and the other on A4. The sensitivity of the first amplifier is variable with the LEVEL pot. The second amplifier is a combination amplifier/Schmitt trigger. The outputs of the Schmitt triggers drive the gate board.

4-48. Gate

- 4-49. The main gate board (A9) uses three separate multiplex switches to select the proper signals for a particular measurement. Two of the switches select inputs from Channel A, Channel B, Plug-in A, Plug-in B, and 100 MHz test. These signals are termed event counts, where each pulse represents a count. The third switch selects the internal 500 MHz clock signal, the plug-in clock signal, or the output of the second multiplier for use in the RATIO or START Function. These signals constitute the time counts.
- 4-50. The main gate board also controls the gating of the input signal and clock signal. The main gate circuits are armed by the run down of sample rate or by the reset signal. The arming signal enables the gate to open on the next input cycle. During the time the main gate is open, the event signal and time signal are divided by 20 in the A9 scalers. The signal levels are shifted from EECL to T^2L before the signals are sent to the remainder of the scalers on A11.

4-51. Scalers

- 4-52. The scalers, or dividers, can be considered as a string of 13, individual, divide-by-10 stages. When the main gate opens, The Event Scaler begins accumulating event counts (e.g., Channel A pulses), and the Time Scaler begins accumulating time counts (e.g., internal 500 MHz pulses). Before the decades can output their data, the accumulation of counts must end with the conclusion of the gate time. A method for determining the end of the gate time is, therefore, needed.
- 4-53. The GATE TIME switch sends the A11 board a different 4-line code for each of its switch positions. The code is passed through a switch to a strobe coder, where it is decoded to a 16-line code. This code addresses one of the Time Scaler decades to output its data. The Time Scaler accumulates 500 MHz clock pulses until a "5" appears on the output of the addressed decade. Any division of 500 MHz by a power of 10 is also a division of 1 second by the same power. Therefore, when a "5" first appears on the output of the addressed decade, the elapsed time (gate time) is the selected multiple of 1 second. For example, if 5×10^8 counts accumulate in 1 second (500 MHz), 1 ms will accumulate 5×10^5 counts. Once a 5 is detected, the main gate closes on the next Channel A input pulse.
- 4-54. Each decade of the time and events scalers now contains one digit of information, which can be sent to the processor as a 4-line code. This is done by sequentially addressing each decade to output is stored data. The address codes are supplied to the A11 switch by a 16-bit counter: the Denominator Register Counter (DRC) located on the A13 board.

4-55. Arithmetic Processor

- 4-56. The data from the time and events scalers on A11 are strobed into the A13 board, where the data is manipulated in such a manner as to double the time data. The Adder/Subtracter circuits perform this operation by adding the time data to itself. This, in effect, produces a 1 GHz time base frequency. This results in keeping the measurement in terms of events/nanosecond.
- 4-57. Once this is accomplished, the DRC again strobes events data into the A13 board. The events data is now located in the Denominator Register and the doubled time data is located in the Numerator Register. This sequence of events occurs in every frequency, period, or time interval measurement.

- 4-58. The arithemetic process consists of dividing the contents of the Denominator Register into the contents of the Numerator Register $\left(\frac{NR}{DR}\right)$. For mainframe measurements involving a gate time, the process is always a division. The contents of the registers, therefore, may have to be exchanged, depending on the type of measurement being made. For example, in a period measurements, the division needs to be $\frac{\text{time}}{\text{events}}$ $\left(\frac{1}{f} = \text{period}\right)$; therefore, no exchange is needed, since time data is in NR and events data is in DR. In a frequency measurement, however, the division needs to be $\frac{\text{evente}}{\text{time}}$ (cycles/sec = frequency); therefore, the registers must exchange their data to perform the correct division.
- 4-59. Shifting data from one register to another involves "reading" the data out of each register, storing it in a latch, and then "writing" the data back into the other register. Once both groups of data are positioned in their correct register, the Adder/Subtracter Register accomplishes the division by performing a series of successive subtractions. Each time this register completes a successful subtraction, it increments the Quotient Multiplier Counter. Once this counter determines the total number of successful subtractions in a particular digit, it transfers that data into the Quotient Register and continues the subtraction process for the next significant digit. After all subtractions are complete, the Quotient Register shifts the data into the Denominator Register, where it can be distributed to the display or interface bus.
- 4-60. The Quotient Multiplier Storage circuit is used to determine the unit multiplier (K, M, n, etc.) of the result. The Digit Storage defines the number of significant digits to be computed. The digit counter (DC) is compared with Digit Storage (DS). When DS = DC, the division routine is complete. The Decimal Point Locator for the Result (DPLR) is a counter that keeps track of the decimal point location in the result. The Decimal Point Locator for K is also a counter and is used to keep track of decimal point information from the plug-in.

4-61. State Control Section

- 4-62. To this point, the counter has been described in terms of signal or data flow. To control the intricacies of the data flow, a hierarchy of commands and controls are needed. Depending on the operating mode being used, the counter uses a particular program which outputs the commands to the various assemblies in the counter. All possible program steps are contained in the ROMs (Read Only Memories), located on A15 (lower left of block diagram). The flow within the program is determined by generating a series of commands and then altering the program flow based on the results.
- 4-63. The ROMs output two sets of program codes: one set when the MSB address line is High and the other set when MSB is Low. The first set is chosen by address codes, which selects one out of 128 possible ROM address locations. The second set of program codes is chosen from a second set of ROM address locations. Each address location contains a specific program code.
- 4-64. The first set of program codes is stored in the Word Doubler Storage circuits (A14, A15) until the second set is received. The two sets are then fed to the Combinational Logic circuitry on A15 where the program codes combine to produce about 50 command lines. Some of these command lines come directly from the ROMs. As previously mentioned, the command lines control various assemblies to perform particular functions. The results of the function are carried on lines called qualifier lines. The A10, A11, A13, A14, and A15 boards contain combinational logic circuits which generate the qualifier signals that are sent to the Qualifier Select Logic. The Qualifier Select Logic examines only one qualifier line. The line it examines is determined by the 6-line output of Word Doubler Storage.
- 4-65. The Word Doubler Storage circuits provide 6 address lines from the previously addressed program codes. These 6 lines contain a two-digit octal code, which performs two functions: (1) it provides the two most significant digits of a 3-digit code, which will be used to address the ROMs to the next address in the program, and (2) it selects the specific qualifier line that the Qualifier Select Logic will output on the LSB (least significant bit) line. The LSB line is the third digit in the 3-digit ROM address code. Therefore, even though there is a definite arrangement of address codes in a particular program, the program flow can be modified by the state of the LSB line, which is the result of the last set of commands.

4-66. Oscillator Circuits

4-67. The internal time base for the counter is supplied by a 10 MHz, oven-controlled oscillator. The 10 MHz signal feeds through a pulse shaper and buffer to J2 on the rear panel and to the plugin circuits. It also feeds into a times 50 multiplier circuit (X2, X5, X5). The result is a 500 MHz signal that is used as the counter's time base. Depending on the state of a status line, the 500 MHz clock may be jittered to provide true time interval averaging. A portion of the signal is tapped off after the X10 stage. This 100 MHz signal is used for self-check.

4-68. An external oscillator signal may be applied to J1, EXT FREQ STD INPUT. This signal is sent through a circuit that phase locks the internal oscillator to the external standard.

4-69. Power Supplies

4-70. The power supply circuits are contained on A6 and A7 assemblies. The supplies are short-circuit proof and will automatically shut down if operated at too high a temperature. A sophisticated ground system requires that each supply line be measured to its own return line, e.g., +5V and +5V RET (return).

4-71. CIRCUIT BOARD THEORY

4-72. The following paragraphs describe the operation of each circuit board in the counter. Refer to the appropriate schematic in Section VIII while reading this material. If the reader's purpose is to learn the instrument's operation, rather than a specific part of the counter, it may be helpful to read the material in the suggested order: A3, A4, A9, A11, A10, A13, A15, A14, A1, and A2.

4-73. A1 and A2 Display Assemblies

- 4-74. Assemblies A1 and A2 combine the circuits necessary to display all measurement data, minus sign, and annunciators. The A1 board contains the digit LEDs, which are placed in sockets, and the annunciators, which are backlighted by incandescent lamps. A2 contains the character generator and its drivers, the decimal point decoder, and the digit enable circuit with its drivers. The annunciator decoding is shared between the two boards.
- 4-75. STROBING TECHNIQUE. The result of the measurement is displayed by using a strobing technique. That is, only one digit of the displayed number is on at any one time. One digit is displayed and then removed; then the next digit is displayed and removed. This process continues until all digits have been shown. The strobing process occurs at a faster rate than the eye can detect, so the display appears continuously lit. Character generator A2U6 controls the digit (numeric character) to be displayed, while A2U1 controls the placement of the digit in the display.
- 4-76. CHARACTER GENERATION. The BCD data lines (entitled DR A,B,C,D) carry the digit information from the DR RAM (A13) to the character generator, A2U6. The BCD lines are decoded by A2U6 into segment lines for the LEDs. Each segment line enables an individual segment (or diode) of the LED display; therefore, several of these output lines may be High when displaying a specific digit. Transistors A2Q1 through A2Q7 are used as drivers for the segment lines. A2Q8 drives the decimal point line (described later).
- 4-77. Since these lines connect to the same segment in each digit, the turn-on of these digits must also be controlled. The same counter codes that address the data from the DR RAM are also sent to A2U1. They are then decoded to turn on each digit, in sequence, from LSB to MSB. Eleven codes are needed to display all possible digits; therefore, the DRC codes are normally stepped from 0 to 10.
- 4-78. As the DR counter steps through its codes, the data lines (DR) and DRC lines change codes and each digit is displayed. The counter steps through all 11 codes, regardless of the number of digits displayed. A DR code of 15 will blank those columns that have no digits. If the measurement requires a minus sign, the DRC lines provide an additional code of 11. This causes A2U1(13) to go Low. This results in A2Q9 driving the anode of A1DS1 and, at the same time, enables A2U4B and A2Q7 to drive the cathode.

A1 and A2 Continued

- 4-79. When the LAMP TEST line goes Low, it forces all outputs of A2U1 to go High, which lights all segments of the display. This line also enables A2U4A to light the decimal points. During lamp test, the DRC lines step through all 16 codes (0-15).
- 4-80. ENABLE CIRCUITS FOR CHARACTER GENERATION. Before A2U1 can operate, both G1 and G2 inputs must be Low. Likewise, the RBO line of A2U6 must be High before the device can drive the segments. During the process cycle, the DISP CLK EN line is Low. This resets A2U7A and places a High on the G2 input of A2U1, thereby turning it off. When the display cycle begins, DISP CLK EN goes High and releases the rest position, Also, the DRC code returns to zero. This causes a High-to-Low transition on the DRC D line, which clocks A2U7A, a retriggerable one-shot multivibrator. The "time-out" for this one-shot is longer than the time required to strobe the display. If, for some reason, the DRC codes become inactive, the one-shot will time-out and turn off A2U1 by placing a High on G2.
- 4-81. A new digit is clock out of the DR RAM with each negative transition of DISP CLK. When this line goes Low, however, it triggers A2U7B, a one-shot multivibrator. This produces a High on the Q output to turn off A2U1 via the G1 line. It also produces a Low on the \overline{Q} output, which blanks A2U6 and forces its output lines Low. This same pulse also shuts off the decimal point by placing a Low on A2U3(3). The duration of these pulses is controlled by R26 and is in the order of about 5 to 50 μ s. This provides enough time for the RAM circuits to settle after selecting another digit. Once the one-shot times out, the Q output of A2U7B returns Low to enable A2U1 and the \overline{Q} output returns High to enable A2U6.
- 4-82. DECIMAL POINT GENERATION. As previously stated, each DRC code represents a specific position in the display. This is also true of the decimal point code, which is transferred on the DP A,B,C,D lines. The position of the decimal point in the display has been determined in the process cycle. The code is placed on the DP lines for the duration of the display cycle. These lines are connected to one side of four exclusive OR gates (A2U2), while the other side of these gates is connected to the DRC lines. When the two codes are equal, all inputs to A2U3B go Low. This enables A2U3A and A2U4A to turn on A2Q8 and light the decimal point.
- 4-83. ANNUNCIATOR CIRCUITS. The multipliers for the measurement (M, K, μ , etc.) are generated by a decoding network, comprised of A2U5A,B, and C, A1U2A and B, and A1U1. Since this counter can make period measurements, in, say, kiloseconds or frequency measurements in terms of Micro Hertz, the decoding circuits must meet these criteria. Because A1U1 is an open-collector 4 to 10 line decoder, its outputs can be wired together or to additional circuitry. A table is provided with the schematic to explain the functional decoding of this circuit. The other annunciators are driven directly or through individual buffers. NAND gate A2U4D ensures that the ARM light is on only when the GATE light is off.

4-84. A3 Input Amplifier

- 4-85. The Input Amplifier consists of two similar input channels, Channel A and Channel B. The channels are completely separate, and can be selected for common or separate operation. Each channel has ac or dc coupling, selectable 50Ω or $1~M\Omega$ impedance, an attenuator network, level control, preset control, slope selection, and a high-frequency Schmitt Trigger Amplifier.
- 4-86. CHANNEL A. The circuit theory describes only the Channel A circuit, since the Channel B circuit is similar. The signal entering input connector J3 is sent directly through switch S8 or through coupling capacitor C22, which blocks the signal's dc component. Switch S5 selects SEP or COM mode of operation. Switch S6 selects resistor R25 for 50Ω input impedance and resistors R28 and R27 for 1 M Ω input impedance. When S5 is in the COM position and S6 is set to 50Ω s, the two channels are connected together and resistor R26 maintains the 50Ω input for each channel. In SEP, the inputs are isolated from each other, R26 is bypassed, and the impedance switches can be set separately. Attenuator Switch S7 passes the signal directly in divide-by-1 or attenuates the signal by 10, in divide-by-10, through divider network R28 and R27.

- 4-87. The conditioned signal is then routed to the Schmitt Trigger Amplifier U2(8) through one of two paths, depending on the frequency. Frequencies below 10 MHz including dc, pass through the source follower FET Q3A. Higher frequencies are bypassed around the FET through capacitor C24. Q3A input is protected at low frequencies by resistor R36, and diodes CR5 and CR6. The amplifier U2 has differential inputs and outputs (only one output line is used) and has a gain of about 3. One input accepts the signal and the other accepts the dc level (-2V to +2V) from the front panel LEVEL/PRESET (pot/switch), or remotely via HP-IB (Option 012). Sensitivity potentiometer R41 enables optimum sensitivity adjustment of Amplifier/Schmitt Trigger U2. Adjusting R41 varies the voltage at the gate of source follower Q3B, thus varying the voltage at Pin 7 (TRIG) of U2. Adjusting R41 also varies the voltage at connector J2(2). FETs Q4A/B are current sources for Q3A/B.
- 4-88. Manual control of trigger level voltage is accomplished by adjusting LEVEL/PRESET control pot/switch (R38). The trigger level can be PRESET to zero volts, or varied from -2 volts to +2 volts. For Remote control via HP-IB, the trigger LEVEL pot must be set at PRESET (0V) position.
- 4-89. The counter may be triggered on either slope of the input signal. The SLOPE switch S9 determines this by controlling the output polarity of U2. If S9 is placed to +, a dc voltage of 3.5 volts is present at U2(6) (SLOPE) which enables U2 to trigger on the positive slope of the input signal at U2(8). If placed to -, 0 volts is present at U2(6), and U2 will trigger on the negative slope of the input signal.

4-90. A4 Input Trigger Assembly

- 4-91. A4 Input Trigger Assembly directly connects the amplified Channel A and Channel B signals from the A3 assembly to the A9 Main Gate assembly. The A4 assembly also provides adjustments for the hysteresis and risetime of A3U1 and U2 outputs, and controls clamp voltages for the input protection diodes on the A3 assembly.
- 4-92. CHANNEL A. The following circuit theory describes only Channel A, since Channel B is identical. The amplified Channel A signal from A3U2(1) enters at A3P2(6) and goes straight through to the A9 Main Gate assembly via connector P3(2). Analog Adder A4U1 senses the dc trigger level from A3U2(2) and outputs a corresponding set of dc clamp voltages to the input protection diodes A3CR9 and CR10. With a nominal trigger level of 0V at A3U1(3,5), the output is -2V at U1(1) and +2V at U1(7). When the trigger level changes, each output is offset by an amount equal to that change. For example, if the trigger level is +1V, the output at U1(1) is -1V (-2V plus +1V) and the output at U1(7) is +3V (+2V plus +1V).

4-93. A5 Front Panel Interconnect

4-94. This assembly provides an interconnection between the A4 Input Trigger Assembly and the A16 Motherboard Assembly. It also contains two coax cables for transferring the Channel A and Channel B signals to the A9 Main Gate Assembly.

4-95. A6 Switching Regulator

- 4-96. The A6 assembly provides +5V Display, +5V, and -5.2V for distribution throughout the instrument.
- 4-97. +5V DISPLAY SUPPLY. Rectifier diodes CR1 and CR2 receive 17V rms from the secondary of T1. C3 filters the resultant 8 Vdc. When the POWER switch is ON, P1B(7) is at ground potential. This causes CR4 to conduct and turn on Q2, which places 8V on U3's input. CR6 also conducts through R5, causing Q3 to turn off. U3 regulates the output voltage at +5V and provides fold back current protection. C7, C11, and C13 filter ac signals from U3. If the POWER switch is set to STANDBY or should S1 open, CR4 no longer conducts and Q2 turns off U3. With CR6 also turned off, Q3 is allowed to turn on through R5. This places a 100Ω load on the 8V unregulated line, which helps keep the high line peak voltage within the voltage rating of C3.

A6 Continued

4-98. THERMAL AND ELECTRONIC SHUTDOWN. S1 is a thermal switch that is mounted on U2. P1B(7) connects to the POWER switch and is at ground potential with the switch set to ON. When S1 is closed, there is .7V on the base of Q1, because of CR3. If the switch opens, due to high heat sink temperature, CR3 no longer conducts. This allows Q1 to turn on. Q1's collector voltage drops to a few. tenths of a volt, which allows base current to flow in both Q5 and Q6 and causes them to turn on. Q6 turns on Q8. Q5 and Q8 turn on transistors inside U2 and U1, respectively, which turn off their internal current sources and shut off the two regulators. S1 shuts off the +5V DISPLAY supply by turning off CR4 and Q2. These three supplies are also turned off if the POWER switch is placed in STANDBY.

4-99. +5V REG SUPPLY. The +5V REG and -5.2V REG supplies receive power from the 22.3V rms secondary of T1. F1 and F2 provide protection for the rectifier circuits, while C1 and C2 prevent internally generated EMI from entering the power cord. CR5 rectifies the ac into +14 Vdc and -14 Vdc supplies. The voltages are filtered by C4-C6. U2 is connected as a switching type voltage regulator, whose output of +5V varies about 30 mV plus and minus at about 18 kHz. Output current is supplied through Q9 current boost.

4-100. When U2 turns on, it draws current through R25. This produces a voltage drop across R25 and turns on Q9. The output of Q9 charges L1 and C16 and increases the voltage on the output. When the output voltage reaches about 30 mV above +5V, it is sensed at U2(5), via the short on the motherboard. U2 shuts off current through R25, thereby shutting off Q9. The field around L1 collapses and causes "catching" diode CR10 to conduct. C16 also discharges until the output voltage drops to about 30 mV below +5V. This voltage is again sensed at U2(5) and Q9 is again turned on. The values of L1 and C16 help determine the switching rate. Q11 limits the output current of U2 during Q9 turn on or should Q9 fail and the regulator attempts to output more current than it is capable of delivering. CR8 and CR9 serve as clamping diodes and prevent the internal circuits of U2 from saturating and causing a slower switching rate.

4-101. <u>Bi-directional Crowbar</u>. Should the output voltage become excessive due to a failure in the supply (e.g., Q9 shorted), the crowbar prevents damage to the counter by shorting the output line to common. This is done when the output voltage reaches +6.3V or is shorted to a negative voltage. In either case, CR16 and CR17 conduct and trigger triac CR14. This will probably cause F3 to open.

4-102. Sense Line Clamp. The power supply boards should not be removed with the power cord connected. If this occurs, the sense line is disconnected from the +5V output (short on mother-board). Even though the board is removed, power is supplied by the filter capacitors, C4 and C6; and the internal voltage tends to approach +14V, possibly causing damage. To prevent this, diode CR10 conducts and resembles the motherboard short. This regulates the supply at about +5.7V until the stored voltage bleeds off.

4-103. Current Limit. Q4 and Q7 form an equivalent SCR. If the output draws too much current (=6A), the current sense resistor R7 developes a voltage drop sufficient to turn on Q4. Q4 turns on Q7, which causes Q4 to turn on even harder. The result is that the internal circuits of U2 are deprived of current and shut down the output of U2. Should Q5 turn on (POWER switch to STANDBY or S1 open), it causes the current to flow through Q5 instead of Q4 and Q7. Once this occurs, Q4 and Q7 can be considered "unlatched."

4-104. -5.2V REG SUPPLY. This supply is similar in operation to the +5V REG supply. The only differences being that R32 substitutes for Q11 and R34 as a peak current limiter, and CR7 substitutes for Q4 and Q7. As with the other supply, too much current through R12 triggers the SCR. This places -14V on CR7's anode, which draws current out of U2. The result is that U4's output and Q10 turn off. Should Q6 turn on (POWER switch to STANDBY or S1 open), it causes current to flow through Q8 instead of CR7. When the anode current of CR7 goes below its holding current (=5 mA), the SCR unlatches. When Q8 turns off again, the time constant of C10 and R21, 22, and 24 slows the $\frac{dv}{dt}$ on CR7. This prevents the SCR from turning on with a sudden change in anode voltage.

4-105. A7 Linear Regulator

- 4-106. The A7 assembly provides +12V, +15V, and -15V for distribution throughout the instrument.
- 4-107. +12V OSCILLATOR SUPPLY. The 12V, 22V, and 11V supplies receive power from the 36V rms secondary of T1. F1 and F2 protect the rectifier circuits, while C1 and C2 prevent internally generated EMI from entering the power cord. CR2 rectifies the ac into +22 Vdc and -22 Vdc supplies. The voltages are filtered by C6-C9, while R6 and R7 serve as bleeder resistors. The +22V unregulated supply is sent out on P1A(10).
- 4-108. U2 is the 15V regulator whose output is filtered by C18 and C21. R21 and CR8 step the voltage down to +11V regulated and C14 filters the output.
- 4-109. Regulator U2 uses foldback current limiting and is thermal protected. Should the 12V output short to common, the voltage drops to zero and the current "folds back" to a safe value of current. If, in addition, the IC's temperature increases, the output shuts down completely, turning on again once the chip has cooled down. These actions prevent the supply from short-circuit damage. The +22V supply continues to supply power to the oscillator circuits with the POWER switch set to STANDBY or when the other supplies have shut down due to high temperature.
- 4-110. THERMAL AND ELECTRONIC SHUTDOWN. S1 is a thermal switch that is mounted on U4. P1B(6) connects to the POWER switch and is at ground potential with the switch set to ON. When S1 is closed, there is .7V on the base of Q3, because of CR3. If the switch opens, due to the high heat sink temperature, CR3 no longer conducts. This allow Q3 to turn on. Q3's collector voltage drops to a few tenths of a volt, which allows base current to flow in Q4 and causes it to turn on. Q4 and CR6 turn on transistors inside U1 and U4, respectively, which turn off their internal current sources and shuts off the two regulators. S1 shuts off the +20V REG supply by turning off Q2. These three supplies are also turned off if the POWER switch is placed in STANDBY.
- 4-111. +15V SUPPLY. The +22V line supplies input voltage to U1 pin 3. The +15 regulated output voltage is present at P1A(8,8), via Q5 and R28. The motherboard sends this voltage back to P1A(7), where it is sent to U1(5) as the sense voltage.
- 4-112. Any voltage change on the sense line is compensated for by a subsequent change in output current in a direction necessary to counteract the change in output voltage. Since the regulated output of U1 is unable to supply high current to the +15V load, it is used as base drive for Q5 current boost. As the load increases, the base current increases, and Q5 draws more load current from the +22V supply. Should the load draw too much current, as in the case of a short, Q7 (normally off) conducts via R22. The collector of Q7 sinks current from the internal circuits in U1 that would normally drive Q5. Depriving Q5 of base current drops the output current to some nominal value, hence, foldback.
- 4-113. Sense Line Clamp. The power supply boards should not be removed with the power cord connected. If this occurs, the sense line is disconnected from the +15V output (short on mother-board). Even though the board is removed, power is supplied by the filter capacitors, C6 and C8; and the internal voltage tends to approach +22V, possibly causing damage. To prevent this, diode CR12 conducts and resembles the motherboard short. This regulates the supply at +15.7V until the stored voltage bleeds off.
- 4-114. -15V SUPPLY. The -15V supply is similar to the +15V supply; therefore, only the differences will be described. CR6 is used as the shutdown control for U4. With shutdown, U4's output turns off Q6.
- 4-115. +20V REG SUPPLY. Diode assembly CR1 rectifies the 22V rms voltage into 28 Vdc, which is filtered by C4. U3 is a +15V regulator whose common side is held at +5V. The result is a regulated +20V output. CR10 clamps the common terminal to the output in the event of a short to common. This prevents reverse biasing of circuits internal to U3, preventing damage to the IC.

4-116. A8 PLL Multiplier Noise Generator

- 4-117. The A8 assembly performs several processes, all of which pertain to the oscillator signal. The main function is to accept the internal 10 MHz oscillator signal and from it produce the 500 MHz time base signal. Other signals derived from the 10 MHz input are the 100 MHz test signal, used for the Check Mode; an amplified 10 MHz signal for the rear panel; and another amplified 10 MHz signal for the plug-in accessories. Another function of the board is to phase lock the internal oscillator signal to an external reference. At appropriate times, the board also places white noise on the time base signal, thereby preventing a harmonic relationship between the time base signal and input signal.
- 4-118. INPUT AND MULTIPLIER CIRCUITS. The 10 MHz oscillator signal enters differential amplifier U3, which serves as an isolation amplifier. This stage prevents changing load currents from affecting the oscillator, itself. One output of the amplifier, pin 6 (TP1), is decoupled by C15 and sets the bias of Q4, 5, and 6 at 8.5 to 9 Vdc. These three transistors form one side of a differential amplifier, while the other side, Q7, accepts the output signal from U3 pin 8 (TP2).
- 4-119. Output Amplifiers. The output of U3 is transferred from the emitter of Q7 to the emitters of the other three transistors, which constitutes a common base configuration for these stages. There are four outputs from these stages. Q7 provides 10 MHz to the rear panel through an impedance matching network, comprised of L7, C30, and C31 (TP5). Zener diode CR14 prevents the output signal from reaching too high of a level when J2 is not loaded with 50 ohms. Another stage, Q6, sends 10 MHz to the plug-in through a similar circuit, consisting of CR15, L8, and C32 (TP6). The remaining two signals are sent to the phase detector circuit and the multiplier circuits.
- 4-120. Multiplier Circuits. The 10 MHz signal from Q5 feeds into a tank circuit, consisting of L9-11, C24, C26, C29, and CR12. This circuit presents two signals, 180 degrees out of phase, to the bases of Q8 and Q9. The transistors form a full-wave rectifier circuit and have the effect of doubling the frequency, while providing current gain. The resultant 20 MHz signal (TP14) is smoothed by L12 and C39, before being amplified in U5. The output signal at U5(6) feeds into the tank circuit of C42, C43, and L13. It is then fed through coupling capacitor C46 (TP15) and into the X5 multiplier of U6B, C50, C52, and L14. The multiplier output is a current square wave, which are high in odd harmonics. Tuning capacitor C52 sets the tank circuit to select the 5th harmonic of the fundamental. The resultant 100 MHz output (TP16) is amplified and filtered by U6A, C56, C57, and L15. The gain of this stage can be varied by R81 (RA). Emitter follower Q17 sends the 100 MHz signal (TP17) off the board for use as a test signal during the check mode.
- 4-121. The collector of Q17 passes the signal to a phase shifter circuit, comprised of L17, L18, and C68. Adjusting C68 varies the phase relationship between the 100 MHz signal and the 500 MHz signal. The 100 MHz signal can be shifted $\pm 36^{\circ}$, which is 360° with respect to 500 MHz (72° x 5 = 360°). This means a full period of adjustment for synchronization between the two signals. When in the Check Mode, the adjustment eliminates the ± 2 ns error incurred in a time internal measurement.
- 4-122. The 100 MHz signal is amplified by U7B, which uses L19 as a load. The signal passes through coupling capacitor C74, before being further amplified in U7A. The gain of U7A is controlled by R99 (RB). The last stage switches current between output transistors and produces square waves of current, which are high in odd harmonics. A quarter wave length transmission line (etched on board) and C67 (CF) tune the 500 MHz output signal (TP18). Further filtering is provided by C65, L16, C60, and C61. The final stages of amplification are provided by Q19 and Q21.
- 4-123. During totalize, Channel C events, or a ratio measurement, A8 turns off the 500 MHz time base signal. When the $\overline{500}$ MHz \overline{OFF} line goes low (-2V from +2V), it turns on CR19 and CR20. The diodes sink collector current from Q18 and Q20. This turns off Q19 and Q21, since they no longer receive any base current.
- 4-124. NOISE GENERATOR. No noise is generated when the NOISE CONTROL line is High. At this time, both Q1 and Q2 are turned on. The collector of Q2 places -15V on the cathodes of CR5 and CR6, which results in biasing U8 and U9 out of their operating range.

- 4-125. Once the NOISE CONTROL line goes Low, it turns on CR1 and places the emitter of Q1 at about 0.7V. This turns off Q1 and Q2 and turns on U9 and U8. The noise generated from Zener diode CR2 is amplified by U9. The noise signal couples to U8 through C12 and C11 and is amplified by U8. The cathode of peak detector CR7 sits at about 2V. The noise, therefore, must be at least -2.7V for the diode to conduct. Any noise greater than this passes through the diode and is filtered into an average dc voltage by C20 (TP12). The higher the noise, the more negative this voltage becomes. An increase of negative voltage tends to turn off Q3, thereby increasing its drain resistance. This results in more of U9's output signal being fed back to its inverting input (pin 2) and causes a corresponding drop in output voltage. The output of U8, then, is constant, due to automatic gain control.
- 4-126. The output noise of U8 passes through R23, C21, and R41 to the cathode of the voltage variable capacitor, CR12. This capacitor is part of a 10 MHz tank circuit, comprised of C24, C26, C29, and L9-11. As the erratic changes in noise voltage affect CR12's capacitance, the phase of the 10 MHz signal shifts rapidly. The result is a 500 MHz time base signal that is phase modulated so rapidly and erratically that it cannot be harmonically related to any input signal.
- 4-127. PHASE LOCK LOOP. An external signal applied to the rear panel jack enters the board on J1. Limiting diodes CR3 and CR4 prevent excessive voltages from damaging the input circuits. The first two inverters, U2B and U2A, form a feedback trigger circuit and prevent noise from entering the circuits when no input is present. The output of U2A also feeds U2C and a delay circuit, formed by R21 and C17. The time difference between these two signals produces a positive voltage spike on U2D(15) and a negative voltage spike on U2D(9). These pulses are amplified and inverted in U1.
- 4-128. The phase detector circuit conducts during the time these pulses are present. During conduction, the circuit passes a small segment of the internal 10 MHz oscillator signal, which charges C33 to the value sampled. Each subsequent sample either adds to the previous charge or subtracts from it. A composite picture of many samples appears as a sine wave of the difference frequency.
- 4-129. When the difference frequency is too high or when the circuit is phase locked, the ac signal at TP10 is zero. At this time, Q14 and Q15 are turned on and force Q16 off. This places a High on the LAMP TEST line. The current drawn through Q14 turns on Q11, which results in shutting off Q10.
- 4-130. When the signal at TP10 is at a frequency that can be locked and the circuits are attempting to lock, the signal's amplitude is sufficient to drive the unlocked detector, Q12 and Q13. Diodes CR17 and CR18 pass only the positive going portions of the signal. C81 charges to a more positive level than before, which causes Q14 to turn off. Since no collector current is present, Q15 turns off, allowing Q16 to turn on and pull the LAMP TEST line Low. The gate of Q10 becomes more positive, since Q11 is also off, and allows the FET to pass the signal to the VCO on A18. Using this signal, the internal oscillator adjusts itself until it locks to the external standard.
- 4-131. Once the circuit locks, it opens FET Q10 and adds low pass filter R55, C45, C49, and R74 to the VCO signal line (TP11). This reduces any noise on the external standard line, connected to the back of the counter, and prevents miscounting. Rear panel switch S9 (FREQUENCY STANDARD INT-EXT) controls whether an external signal applied to the rear panel EXT FREQ STD input is used to control the counter. Q22 prevents the counter from operating off of the internal oscillator when in the EXT STD mode and the external frequency is lost or disconnected. When S9 is set to EXT, a ground is connected to Q22 emitter to enable a detector circuit composed of Q22, C84, CR21, and CR22. As long as the external frequency is present at U2D(15), Q22 is shut off. Loss of the external standard causes Q22 to conduct and initiate a front panel LAMP TEST display.

4-132. A9 Main Gate

4-133. This assembly contains 3 primary blocks: Input Selector, Main Gate, and Scaler. All input signals and reference signals (time base) are presented to the Input Selector circuits, which select only those signals needed to complete a given measurement. The Main Gate circuitry determines the precise moment these signals are passed to the scalers and, in addition, sets the

A9 Continued

timing requirements for a time interval measurement. The scalers count the input pulses of both the input signal (events) and reference signal (time) and, at the end of the gate time, outputs the stored data. Subsequent scalers are located on A11. A fourth block, Turn-off Control, controls the existence of the 500 MHz internal time base signal, as well as the Channel A and Channel B signals.

4-134. FREQUENCY OR PERIOD MEASUREMENT. Assume a frequency measurement is being made from the front panel. (A period measurement is analogous.) The control lines (see Table 4-1) determine the signal path through the Input Selector circuits. With a Low on U14(11 and 12), the MF CH A signal is allowed to pass through U14D and A. If a signal is also connected to CHANNEL B jack, it will pass through the Channel B Multiplexer U15, but will be blocked by U12A and B (pins 6 and 14 are High). The disabled U6A (pin 8 = H) places a Low on U11(11), which enables U11C to pass the input signal to U5(13) and U10(15). At the same time, the Channel C Multiplexer U13 passes the 500 MHz clock signal to the clock input of the Time Gate F-F, U7(13). Now that both signals are present on their respective flip-flops, a set of conditions must be considered. Both gate flip-flops have been set (Q=H) by the GATE RST signal. U7(3) is High from the High outputs of U5(6) and U6B. The disabled U6A has set U5(1) Low, via U1B. The High outputs of U5 and U7 flip-flops prevent U4 and U2 from toggling. The TI+EVT line is Low and allows U10 to pass the input signal to the disabled U4(13).

Colorated Indiat Clause	Control Lines (EECL)						
Selected Input Signal	Test Ext AB		Ext C				
100 MHz TEST MF CH A AND CH B PI CH A AND CH B 500 MHz CLK PI CH C	H L L X X	L L H X					
Measurement Mode	Control Lines (EECL)						
measurement mode	Ratio + ST	TI+	EVT (P1B pin 14)				
FREQ OR PERIOD RATIO OR START/STOP TI OR EVENTS	L H L		L L H				

Table 4-1. A9 Control Lines

4-135. Noting the timing diagram of Figure 4-18, it is seen that once the GATE ARM line goes High (ECL), it places a Low (EECL) on U5(3). This allows the next input signal to toggle the Event Gate flip-flop. This does two things. (1) It places a Low on U4(14), which enables U4 and allows the next input pulse to enter the Event Scaler. (U4 is a binary of the scaler). (2) It places a Low on the D input of U7, which allows the next 500 MHz clock pulse to toggle the flip-flop and and enable U2 with a Low on C1. This allows the clock signal to enter the Time Scaler. Binaries U4 and U2 pass their divided (÷2) signals to U9 and U3, respectively, where the signals are further divided-by-10. The divide-by-20 input and clock signals are sent to the A11 Scaler board through emitter followers Q15-18.

4-136. The GATE ARM line goes Low once the total number of counts in the time scaler exceeds Gate Time 105(6) goes High on next input pulse after GATE ARM goes Low. This disables U4 and shuts off the Event Scaler. On the next clock pulse after U7(3) goes High, U2 is disabled by a High on C1, which shuts off the Timer Scaler. Note that only integral (whole) periods are counted in the Event and Time Scalers. This is not true, however, in the totalize (start/stop) mode.

4-137. TOTALIZE MODE. The counter will totalize Channel A pulses for as long as the FUNCTION switch remains in the START position. In this position, the RATIO + ST line is High and causes Q2's collector to go High. This enables U13B and disables U13D from passing the 500 MHz clock signal. The Low on Q1's collector enables U12B to pass the Channel B signal (totalize can be A+B or A-B). The signal passes through U13B to the Time Gate F-F, while the Channel A signal follows the same path that it would in a frequency measurement. The GATE ARM signal is always High in totalize.

4-138. The measurement ends when the FUNCTION switch is placed to STOP. This causes the GATE RST line to go High and set the Event Gate and Time Gate flip-flops. Integral periods are not counted, since the measurement can be interrupted at any time.




Figure 4-18. A9 Timing Diagram for Frequency, Period, Ratio, and Start/Stop

4-139. RATIO MODE. The Ratio mode uses the same signal paths as the Totalize mode. That is, Channel A signal is sent to the Event Scaler and Channel B signal is sent to the Time Scaler. Unlike totalize, the Ratio measurement cycle is based on a selected gate time; therefore, it is dependent on GATE ARM. Since the Channel B signal is a direct replacement of the 500 MHz clock, the lower the frequency of Channel B, the longer the measurement time (see Section III).

4-140. TIME INTERVAL MODE. In this mode, the Time Scaler will count 500 MHz clock pulses only during the time between a Channel A pulse and a Channel B pulse. The two input channels regulate the switching of the clock signal by controlling the Event Gate F-F and Time Gate F-F. Refer to Figure 4-19.

4-141. The High on TI+EVT line causes U4(13) to stay Low, thereby enabling the binary to respond to the output of U5, only. Since U5 and U7 have been set (Q=H) by a High GATE RST, U6A is disabled, which results in a Low on U5(1) and causes U11C to be enabled. The first Channel A pulse to arrive after the GATE ARM line goes High clocks U5 and causes its output to go Low. This causes the output of U7 to go Low with the next clock pulse and enables U2 to pass 500 MHz clock pulses to the Time Scaler. The output of U5 also changes the output states of U6A, causing a High at U5(1) and allowing U11B to pass the next incoming Channel B pulse.

4-142. The Channel B pulse clocks the High on U5(1) onto the QA output. This clocks the C2 input of U4 to register that one time interval has occurred. On the next 500 MHz clock pulse, the High on U7(3) is clocked onto U2(13) and disables U2 from registering any more clock pulses.

4-143. TURN-OFF CONTROL LOGIC. To prevent possible cross talk of high frequency signals under certain conditions, it is necessary to turn off some of the unused internal signals. For example, the internal 500 MHz clock is turned off when using the external clock from the plug-in or when performing a ratio measurement.

A9 Continued




Figure 4-19. A9 Timing Diagram for Time Interval

4-144. When the RATIO + ST line goes High, it turns on Q1 and turns off Q2. The High on Q2's collector turns on Q4, causing its collector to go Low. Q9, CR2, and R43 form an emitter follower, which level shifts the Low on the collector of Q4 to -2V on the 500 MHz control line. The Control line turns off the internal clock (+2V=ON). The same thing applies if the EXT C line goes High.

4-145. If the plug-in Channel A and Channel B signals are being used, the EXT AB line goes High and shuts off the mainframe's input triggers. The High on EXT AB turns on Q3, which saturates Q8 and Q10 and pulls the trigger line High. This turns off the Schmitt triggers on A4. R50 and R51 form a 10-to-1 divider network with two resistors on A4 (A4R22 and 24).

NOTE

Simplified flow diagrams for A9 are given in Figures 5-14 through 5-16.

4-146. A10 Gate Control

4-147. The A10 board is closely related in operation with the A9 Main Gate board. The board controls the various methods of arming the counter. Each of these methods must set the Arm F-F, which remains set throughout the measurement phase. The Resolution circuit detects a 5 code from the scalers and signals the end of the measurement. The board provides signals necessary to terminate the measurement, start the processing cycle, and reset the scalers. The function codes (front panel, remote, or plug-in) are decoded through switching and combinational gating and are sent out as control signals. These lines instruct the counter to perform unique functions for the selected mode.

4-148. CONVENTIONAL ARMING. The sequence of events for a frequency measurement, for example, would be sample rate arm, measure, process, display, and back to sample rate arm. At the end of the processing cycle, the sample rate circuit begins its rundown as the previously taken measurement is being displayed.




Figure 4-20. Measurement Timing Diagram

4-149. At the end of sample rate, the \overline{ARM} line goes Low and sets the Arm F-F, U18A and B. If the rear panel GATE CONTROL switch is set to INTERNAL, the resultant \overline{ARMED} signal turns on U17C, which enables the Event Gate F-F on A9. The complement signal, ARMED, passes through translator U20B and turns on the ARM light on A2. The next Channel A pulse sets the Event Gate F-F (A9) and drives the EVT GATE line low, which turns on the GATE light and turns off the ARM light. The ARMED line also places a High on the cathode of CR1, located in the Resolution circuit. Once the time scaler outputs a 5 code, a High is placed on each cathode of diodes CR1-4. This places a High on the J input of U22A and toggles the Q output High. The ECL High on U11B(4) and the ECL Low on U11C(9) reset the Arm F-F. The cathode of CR1 goes Low again, thereby preventing a 5 from toggling the Resolution F-F during the process phase when data is being read from the scalers. The reset state of the Arm F-F permits the Event Gate F-F on A9 to terminate the measurement on the next Channel A pulse. This is done when the disabled U17C forces the GATE ARM lines to their "false" states.

4-150. MAIN GATE STATUS. After arming, the first Channel A pulse sets the EVT GATE line Low, which causes U22B to set. The MEAS TIME line goes High and enables the Excessive Gate Time F-F on A11. Two nanoseconds later, the TIME GATE line goes Low, but has no effect on the MEAS TIME output until after a 5 code is detected and the Arm F-F resets. The Arm F-F resets U22B. At this time, the TIME GATE line holds the ECL wired-OR High, through U23C and U21C and D, until it also goes Low one time pulse after the Event Gate F-F resets.

4-151. During slow gate times, the GATE light is on for as long as the wired-OR line is High. With fast gate times, a 40 ms one-shot ensures that the GATE light is visible by keeping the GATE LITE line Low for 40 ms after the main gate closes.

4-152. INITIALIZE PROCESSOR CIRCUIT. The processing cycle begins when the measurement cycle is complete and the main gate closes. When the MEAS TIME line goes Low, it allows U12A to clock the Measurement Done F-F, U12B. The $\overline{\mathbb{Q}}$ output goes Low and allows U13B and C to pull the $\overline{\text{INIT PROC}}$ line Low, thereby starting the process cycle. At near completion of the process cycle, the RST FRONT END line goes High and resets U12B via U10F and E.

4-153. ARMING AND PROCESSING IN TOTALIZE. During a totalize measurement, the process cycle is not controlled by the main gate. There is no gate time in an accumulating count and, therefore, no reasons to sample a 5 code. The scalers must be periodically scanned, however, to update the display. This is done by automatically fixing the sample rate at \approx 80 ms when the FUNCTION switch is set to START and using this signal to control the process cycle. When SAMPLE RATE ARM signal from A11 goes High, it NANDs in U13A with the High output from U13D, caused by the Low $\overline{\text{ST+STP}}$ line. The output of U13A turns on U13B and C and pulls the $\overline{\text{INIT PROC}}$ line Low. The same type of processor start control can be done when using the $\overline{\text{PI}}$ $\overline{\text{DATA}}$ line.

A10 Continued

4-154. In totalize, the ARM F-F sets with the first sample rate rundown and remains set until the RESET button is pushed or the FUNCTION switch is set to some position other than START. With the switch set to STOP, U2C resets the ARM F-F via U5B and also causes the GATE RST line to go High. The ST+STP line also prevents a reset from the Resolution F-F by pulling the cathode of CR2 Low. When the FUNCTION switch is set to STOP, the ARM F-F resets and GATE RST goes High; however, the SCLR RST line does not go High to reset the scalers.

4-155. EXTERNAL ARMING. To externally arm the counter, the rear panel GATE CONTROL switch must be set to EXT ARM and the SAMPLE RATE control must be set to HOLD. This causes Q10, 11, and 12 to turn off and places a Low on U20D(13). The enabled gate can now provide a FORCED ARM signal when the GATE CONTROL jack receives an arm pulse. The FORCED ARM line causes the ARM line to set the Arm F-F. The remainder of the measurement proceeds in the normal manner.

4-156. EXTERNAL GATING. To externally gate the measurement, the rear panel GATE CONTROL switch must be set to EXT GATE. This setting requires both an arm pulse and a gate pulse. The switch position turns on Q10 and Q12 and disables U20D from providing a FORCED ARM signal. The switch also sets U7D(11) High, which places a Low on U17B(10). The first pulse in the GATE CONTROL jack is the arm pulse, assuming the GATE TIME switch is not in MIN. This pulse sets U11D(11) Low for at least 20 ns (depending on the external pulse width) and sets the Arm F-F with a Low on U11B(5). The resultant ARMED signal enables U17B to pass the forthcoming external gate pulse on U17B(9). This enables the Event Gate F-F on A9 with the GATE ARM lines.

4-157. In a time interval measurement, the counter "gates" on the next Channel A pulse after the GATE CONTROL line goes Low. The counter ignores Channel B pulses until the GATE CONTROL line returns High. After the line goes High, the next Channel B pulse toggles the Event Gate F-F (A9) and signals the end of the measurement. This is accomplished as follows.

4-158. With the GATE CONTROL switch set to EXT GATE, the High output of U7D(11) turns off Q7 and keeps the SCH-O line High. This line and the High on the GATE ARM line disable the Event Gate F-F during the time the GATE CONTROL line is Low. In remote operation, the same effect can be brought about by keeping the RMT GATE line High.

4-159. FUNCTION SELECTING AND DECODING. The counter works with a set of conditions given it by various control lines. The states of these lines are selected by the mode of operation being used. The function may originate from the front panel FUNCTION switch, from remote coding, or from the plug-in. The RMT line allows U14 to pass either remote codes or the FUNCTION switch codes. If plug-in is selected, the plug-in code sets U15A(12) Low and enables U8 to pass the plug-in code, rather than remote or function. The table below lists the function codes and the signal lines they activate.

FUNCTION	CODE	ENABLES
	CBA	
PERIOD A	000	SEC LITE, PER+TI, NANO MULT
FREQ A	001	HZ LITE_
TIME INT AtoB	010	TI+EVT, TI+EVT, NOISE CONTROL
		SEC LITE, PER+TI, NANO MULT
PLUG-IN	011	PI SEL
RATIO B/A	100	EVT+RAT+ST+STP, RATIO+ST
START	101	
STOP	111	EVT+RAT+ST+STP, ST+STP
EVENTS		
Not selectable from front panel. Can be from plug-in or re- mote. Intended for 3-channel time in- terval; i.e., indicate number of inputs on "C" between A and B.	110	TI+EVT, TI+EVT, NOISE CONTROL

A10 Continued

FUNCTION	CODE	
FREQ FREQ X N TIME INT DVM	001 001 010 010	Plug-in

4-160. NOISE CONTROL. A Low on the NOISE CONTROL line allows A8 to generate noise on the internal 500 MHz clock. This line is active when 1) function is time interval and gate time is not MIN, 2) in EXT GATE, any function is selected and gate time is not MIN, and 3) the GATE CONTROL switch is set to EXT GATE and function is Start or Stop (no time base signal is present, however). The conditions are controlled by gating of U5A and D and U2D. The NOISE CONTROL line is inactive when U2D(11) is Low, since the Noise Control F-F, U6A, clocks the Low to the Q output and disables U5C. The flip-flop examines the state of U2D each time the sample rate circuit pull the ARM line Low.

4-161. A11 Scaler

4-162. The scaler board accepts the incoming signal from the front panel and the time base signal and accumulates these counts in addressable decades. Once a 5 is detected in the time scaler, the measurement is stopped. Each decade in the scalers is addressed to output its data to the processor board. The All board also contains the sample rate, arming, and reset circuits for the instrument.

4-163. SCALERS. Once the Main Gate opens, it allows the Channel A signal and the time base signal to accumulate counts in their respective scalers. The A9 board contains a portion of the scalers, so the signals arriving at A11 have already been divided by 20. The Channel A signal connects to the bases of Q1 and Q2, which along with Q3 level shift it from ECL to TTL. U22A divides the signal by five before passing it to U17 and U16. These two ICs contain decade dividers, whose BCD data outputs are addressable. As the counts accumulate in the scalers, the decades internally store each changing digit, until the counting stops and the data can be addressed out. The time scaler accumulates time base counts in the same fashion.

4-164. The time scaler ends the measurement when a 5 is detected at its addressed output, since a 5 would be a division of 500 MHz and would correspond in time to a setting of the GATE TIME switch. While the count is accumulating, the PROC BUSY line is High. This places a code of "0" on the select lines (S1, S2) of U13 and U9, which allows the multiplexers to pass the BCD code on the FP GT lines to U4. The code from the GATE TIME switch, indicating a specific setting, is decoded in U4 and pulls one of the output lines Low. Output gates U11, 12, 3, and 10 supply a code to the address lines, which select one decade in the time scaler to output its most significant bit. When a 5 is placed on the output lines, it passes through the enabled 4-pole switch U26 to the TIME SCALER A and C lines. When the circuits on the A10 board receive the 5, they turn off the main gate circuit on A9, thereby stopping any further pulses from entering the scalers. The next step is to read the data out of the scalers and into the numerator and denominator registers on A13.

4-165. After the main gate closes, the PROC BUSY line goes Low and places a code of "3" on the S1 and S2 inputs of U13 and U9. This allows the two ICs to pass the states of the DRC A, B, C, D lines. These lines are the binary output of the 16-bit denominator register counter. As the counter steps through its sequence of codes, it addresses each decade (in both scalers) to output its data. The first decades to output are the ÷20s on the A9 board. The DRC code to U4 is "0000," which pulls pin 1 Low and enables U24 and U28 via U15C. The event code is passed through U23, an ECL to TTL converter, and inverted by U24 before being sent to U25. The time data is passed through converter U27 and inverter U28 and sent to U26. U25 and U26 are enabled by the Low output of U3C and select the "1" inputs because the SEL input is High. The data codes pass through these switches to the registers on A13.

4-166. The second DRC code (0001) causes the 1 line (U4 pin 2) to go Low and forces U25 and U26 to pass the data from U22A and U29A through the "0" outputs. As the DRC codes continue incrementing, each successive output of U4 goes Low and produces a 3-line code. The codes address the decades in U16-19 to output their stored data.

A11 Continued

- 4-167. When data is accumulating in the time scaler, one decade is always enabled, so that its output lines can send out a "5" to end the measurement. Because of the accumulating speed, the first bit in the first decade of U18 has difficulty outputting its state. A second binary, U29B, is used for this bit, instead. The first decade of U18 is addressed when U4(3) is Low. This disables U20D from passing the "A" bit of U18 and substitutes the output of U29B, instead. The B, C, and D lines of U18 output normally. When any other decade is addressed, U4 pin 3 is high. This enables U20D to pass U18's A bit and disables U20C from passing U29B's A bit.
- 4-168. EXECESSIVE GATE TIME When making a measurement, if the period is more than ≈ 3.5 times the GATE TIME setting, the counter will reset and flash lamp test on the display. This occurs through the following steps. When an 8 is detected on the input of U26, pin 7 returns High and clocks U22B, causing U3B pin 6 to go Low. With subsequent data entering U26, pin 7 stays High until just prior to three times the GATE TIME setting when it goes Low. When it returns High (at 3.6 times the switch setting), it clocks U22B's output Low and causes U3B(6) to go High. This causes U14A to set and the LAMP TEST line to go Low. U7D causes the $\overline{\text{RST}}$ line to also go Low, via U15A.
- 4-169. SAMPLE RATE AND ARMING. The sample rate circuit controls the arming of the counter. The counter is armed in one of five ways: 1) with the SAMPLE RATE pot circuit, 2) by the plug-in (P18 pin $\overline{19}$), 3) externally (P18 pin $\overline{21}$) from the rear panel (remote), 4) when in START/STOP, or 5) by resetting the counter.
- 4-170. When the measurement is ready to be displayed, the DISP CLK EN line goes High and causes the base of Q7 to go Low. This removes Q7's short from C5 and allows C5 to charge through R20 and the SAMPLE RATE pot. The time required for C5 to charge is the display time. When the charge on C5 reaches about 1.4V, it causes Q8 A and B to conduct and triggers a Low output from U2C. This arms the counter by pulling U5A(6) Low, via U5B. When the counter is in remote operation, the SAMPLE RATE line is shorted to +5V, and C5 charges through R20 in about 80 ms. If remote operation requires faster arming, the \overline{FORCED} ARM lines sets the counter to a maximum sample rate of \approx 5 ms. This line is also pulled Low through CR8 by the $\overline{ST} + \overline{STP}$ line, which is Low during totalize.
- 4-171. The counter is also armed after a reset by the 1st cycle Arm flip-flop (U20A and B). When a reset is generated from U7D, it sets the output of U20A High. This sets U20B(6) Low, since U20B(5) is also High. U5B turns on and places a High on U5A(4). This does not set U5A's output Low, since U5A (1) is still held Low through CR11. Once the reset signal ends, pin 1 goes High and U5A arms the counter. The flip-flop resets when the PROC BUSY line goes Low.
- 4-172. Normally, processing the data begins when a 5 is detected in the time scalers. This is not possible for all measurements. During a plug-in measurement or a totalize measurement, U3A is used, instead, to initialize the processor. The SAMPLE RATE ARM lines goes High with the \overline{PI} ARM line, a reset, or an output from the sample rate circuit. In totalize, the sample rate is about 80 ms. The SAMPLE RATE ARM line is ANDed on A10 with \overline{PI} DATA or \overline{ST} + \overline{STP} to pull the \overline{INIT} PROC line Low.
- 4-173. RESET. The counter uses several reset lines, and these are wire-ORed at U1A(1). When the counter is first turned on, C6 conducts rapidly and holds U1A(1) to a low state through CR9. The resultant Low on U7D(13) produces a reset by pulling the RST line Low via U15A. If the counter is not in remote operation, a reset will occur if the FUNCTION, GATE TIME, or DISPLAY POSITION switches change position or if the front panel RESET button is pushed. A reset can also be generated remotely (REM RESET) or from the plug-in (PI RST). Excess gate time also resets the counter.
- 4-174. A reset signal also resets the Auto Single Cycle flip-flop, U14B. This pulls the AUT SC line Low, which instructs the counter that it should examine the measurement for a new annunciator. This is also done during the processing cycle. When LOAD MS clocks the High level on U14B(12), the annunciator has been selected.
- 4-175. MIN GATE TIME. This signal is developed on the board to allow a gate time for the duration of only one cycle of the measured frequency. This signal is developed when the GATE TIME switch is set to the "MIN" position. The GTS code of 13 is switched in the same manner as all other GT codes. The 4-to-16 line decoder (U4) decodes the 13 and inverts the output level in

U3C. The high output level is sent from the board via pin P1B(2). This High signal is also tied to the time scaler output switch U26, which disables the switch from passing the 5 code. This allows the MIN GATE signal to maintain full control of the gate.

Paragraphs 4-176 through 4-182 have been deleted.

4-183. A12 Option 011, General Purpose Interface I/0

4-184. Option 011 allows the counter to be externally programmed to make measurements and to output the results of the measurements. The system uses standard ASCII characters for programming. The board can be divided into a few, basic sections. The Bus Communicator section determines the operating mode of the assembly by the use of combinational logic and three flip-flops.

These modes are - talk, computer dump, and listen. When the counter is listening, the controller changes the basic program that is stored in the Data Steering Latch section. When the counter is talking, measurement data is sent to the bus through the Data Encoder ROMs and Bus Drivers.

- 4-185. When the counter is first turned on, the power up reset circuit of R7, C5, and U12C resets the mode flip-flops (U5A, U5B, and U6B) and the Data Steering Latches via U4D. For full communication with the bus, the rear panel TALK ONLY-ADDRESSABLE switch should be set to the ADDRESSABLE position. The following paragraphs describe the circuits as they might be used in a typical programming sequence.
- 4-186. ADDRESSING TO LISTEN. The controller sets the ATN line Low, causing U13D(11) to go High and set NDAC Low, via U2B. The NRFD line is High, indicating to the controller that the counter can now accept an ASCII byte. The controller addresses the counter to listen $\begin{pmatrix} D & I & O & 7 & 6 & 5 & 4 & 3 & 2 & 1 \\ & I & O & A_5 & A_4 & A_3 & A_2 & 0 \end{pmatrix}$ and, at some time later, pulls the DAV line low, indicating there is valid data on the bus.
- 4-187. If the 4-line address code equals the code selected by the rear panel ADDRESS switches, the A=B line of U30(14) goes High. The High from U30 and the listen code (DI07 and DI06) are routed through the combinational gating of U23B, U22B, U23E, U9A, U21, and U23D. The result of this gating is a High on the J input of the listen F-F (U6B) and a Low on the K input. The DAV line was set Low when the counter was addressed to listen; however, it was delayed 500 ns by R4, C3, and U12B to allow time for the address code to be gated. The DAV line now produces a 500 ns pulse in U3E, U12A, and U13B. This pulse NANDs in U4B with ATN (still Low) and clocks the three mode flip-flops (U5A, U5B, and U6B). Only the listen F-F toggles. The Low from U12A(3) causes U2B to set the NDAC line High, indicating that the counter has been addressed. When DAV goes High, the NRFD line then goes High and signals the controller that the counter can receive new data.
- 4-188. CHANGING THE STORED PROGRAM. Once a reset has been generated from either power up reset, IFC, or PB reset, the data steering latches and their associated gates automatically set up a predetermined program. This program electrically sets all measurement controls to one setting, e.g., FUNCTION to frequency, GATE TIME to 1 second, etc. If the program is to be changed, it must be programmed to change. This is accomplished as follows.
- 4-189. Once the counter has been programmed to listen, the ATN line goes High and the Listen F-F remains set. Assume the function is to be changed from frequency to period (see Table 2-3). This requires an ASCII code of "F1" $\left(\mathbf{F} = \frac{\mathsf{DIO}}{1}, \frac{6}{0}, \frac{5}{0}, \frac{4}{0}, \frac{3}{0}, \frac{2}{0}, \frac{1}{0}, \frac{1}{$
- 4-190. The incoming code is inverted by the Bus Terminators and is used as follows: D107 is not pulled Low; D106 and DI05 disable U15B, which places a High on U15C(10); and D104 through D101 are placed on the input lines of U26. When the delayed DAV signal causes U13B to pulse Low, it enables U15C and allows U26 to transfer the data code to its output lines. As with every exchange of data, the transfer lines (NDAC, NRFD) perform their *handshake* operation.

ASCII CHAR	DATA SHEERING LATCH
F	U25
G .	U24
מ	U32
С	U35
I	U5D, U8C
E	U16
	U5A




Figure 4-21. Address to Listen Timing Diagram




Figure 4-22. Remote Program Timing Diagram

- 4-191. The controller removes the "F" from the bus, replaces it with an ASCII "1", and pulls DAV Low. This code is used as follows: DI07 is not pulled Use; DI06 and DI05 enable U15B; and DI04 through DI01 are placed on the inputs of the Data Steering Latches. When the delayed DAV signal pulses Low at U13B, it turns on U7C and causes U17 to accept the "F" code that was stored in U26. U17 uses this code to set one of its output lines Low; in this case, it is the 6 line (pin 7) and is used to enable U25 (the function latch). Once enabled, U25 transfers the "1" code to its output lines. Any further changes in the basic program are accomplished in the same manner.
- 4-192. SWITCHING TO REMOTE. Sometime before the counter makes a measurement, using the newly programmed control settings, it must be switched to remote operation. To do this, the controller sets the REN line Low and sends an ASCII "E8". The "E" enables U16, and the "8" causes U16(4) to go high. This output is NANDed in U8B with the inverted REN signal from U9C. This forces the $\overline{\text{RMT}}$ line Low and sets the counter to follow the remote instructions, instead of the counter's controls. The REN line must remain Low if the counter is to use the functions that were programmed.
- 4-193. ADDRESSING TO TALK. Before the counter can "talk", it must be cleared from listen. A code of "?" (DIO 7 6 5 4 3 2 1) enables U21 and disables U4A- When DAV clocks the three flip-flops, the Listen F-F

A12 Option 11 Continued

(6B) returns to its reset state. The counter can now be addressed to "talk". When the Talk F-F sets, the TALK line causes TALK ONLY to go Low, via the switch circuit on A19. This disables U15D and enables U13C (ATN = HIGH). The Low output from U13C (TALK ENABLE), switches the bus terminators from their third state (off or high impedance state) to their active state. Measurement data can now be placed on the bus. U2C(8) sets the SRQ line High, indicating to the controller that the counter has data ready.

4-194. The DC SER OUT lines control the order of output data and the state of the ROMs (U29 and U27). Only one ROM is on at any given time. Three of the ROM's outputs (DI07,6, and 5) are sent to the Bus Drivers directly, while the remaining four lines are selected by four-pole switch U28. The ROMs convert the internal data codes to ASCII format. Since the counter is in its out. put routine, the $\overline{\text{EXT OUT EN}}$ line is Low. The FLAG = H line goes High each time a new byte is ready for outputting on the bus. These two lines NAND in U2D to generate a DAV signal. Table 4-2 shows the sequence of data flow to the ROMS, while Tables 4-3 and 4-4 list the ROM codes.

DC SER OUT C В A DPLR<16 **ENABLED ROM BUS DATA** 0 0 L **U29** NONE. Counter is in process of deleting all leading blanks from measurement data before output cycle begins. 0 0 1 L **UL29** DIGIT SIGN. ROM examines SIGN - line to determine polarity of measurement. No output if polarity is plus (line = H). 0 1 0 L **U29** DENOMINATOR REGISTER OUTPUT. U28 passes measurement digits contained on DR lines. Blank code (DR C & D=H) causes zero code on bus. DECIMAL POINT. DPLR<16 line may go 0 0 Η **U29** 1 High any time during DR output to insert decimal point in output data. L 0 1 1 **U29** "E". Indicates that forthcoming data will be the exponent for power of 10 of measure-ment data. 1 0 0 L **U27** EXPONENT SIGN. Outputs minus sign to indicate a number smaller than one; e.g., 1 0 1 L **U27** EXPONENT DIGIT. Outputs digit to indicate magnitude of measurement data L 1 1 0 **U29** CARRIAGE RETURN. Used with teleprinter. Signals end of output. Provides ASCII code to generate teleprinter carriage 1 **U29** 1 1 1 LINE FEED. Used with teleprinter. Provides ASCII code to advance paper to next line.

Table 4-2. ROM Sequence

4-195. COMPUTER DUMP. Computer Dump causes the Denominator Register and Numerator Register to output data directly from the scalers. When addressed to computer dump, U5B sets and forces the FORCED ARM line Low, via U33B. This line bypasses sample rate and forces the counter to make measurements at its fastest possible rate. The COMP DUMP line goes Low and prevents the counter from entering the arithmetic process.

Table 4-3. Rom Outputs , (1816-0254) U29

<u> </u>	INPUTS				Ò		-							
WORD	BINARY SELECT ENABLE					ENABLE				OUT	PUTS	;		
	E	D	С	В	Α	G	8	7	6	5	4	3	2	1
0	L	L	L	L	L	L							L	
1.	L	L	L	L	H	L							L	
2	L	L	L	H	L	L					:		L	
3	L	L	L	Н	Н	L							L	
4	L	L	H	L	L	L		L			L		L	L
5	L	L	н	L	н	L		L			L		L	L
6	L	L	H	н	L	L	L	L	L	L	L		L	L
7	L	L	H	H	Н	L	L	L	L	L	L		L	L
8	L	н	L	L	L	L	L				L		L	L
9	L	н	L	L	H	L		·					L	
10	L	н	L	H	L	L	L				L		L	L
11	L	н	L	Н	Н	L							L	
12	L	Н	Н	L	L	L		L		L	L	L		L
13	L	н	н	L	н	· L		L		L	L	L		L
14	L	н	н	H	L	L		L		L	L	L		L
15	L	н	н	Н	н	L		L		L	L	L		L
16	н	L	L	L	L	L								
17	н	L	L	L	н	L								
18	н	L	L	н	L	L								
19	н	L	L	Н	Н	L								
20	H	L	н	L	L	L								
21	н	L	н	L	H	L							:	
22	н	L	н	Н	L	L								
23	н	L	н	Н	Н	L								
24	Н	н	L	L	L	L.		L			L	L	L	L
25	н	н	L	L	н	· L		L			L	L	L	L
26	Н	н	L	Н	L	L		L		!	L	L	L	L
27	н	Н	L	Н	Н	L		L			L	L	L	L
28	Н	Н	н	L	L	L	L		L		L	L	L	L
29	Н	н	н	L	н	L	L		L		L	L	L	L
30	Н	н	н	Н	L	L	L		L		L	L	L	L
31	н	н	н	Н	н	L	L		L		L	L	L	L
ALL	X	Х	Х	X	Х	Н	н	Н	Н	н	н	Н	Н	н

Table 4-4. ROM Outputs, (1816-0255) U27

	INPUTS													
WORD	BINARY SELECT			ENABLE				OUT	PUTS	· · · · · · · · · · · · · · · · · · ·				
	E	D	С	В	Α	G	8	7	6	5	4	3	2	1
0	L	L	L	L	L	L			L		L		L	L
1	L	L	L	Ĺ	H	L			L		L		L	L
2	L	L	L	Н	L	L			L		L		L	L
3	L	L	L	н	Н	L			L		L		L	L
4	L	L	Н	L	L	L		L		-	L		L	L
5	L	L	Н	L	Н	L		L			L		L	L
6	L	L	н	Н	L	L		L			L		L	L
7	L	L	н	Н	н	L								
8	L	Н	L	L	L	L		L			L		L	L
9	L	Н	L	L	Н	L		L			L		L	L
10	L	Н	L	н	L	L		L			L		L	L
11	L	Н	L	н	Н	L			L		L.		L	L
12	L	Н	н	L	L	L			L		L		L	L
13	L	н	н	L	Н	L			L		L		L	L
14	L	Н	н	н	L	L			L		L		L	L
15	L	н	Н	н	Н	L								
16	н	L	L	L	L	L		L	L				L	L
17	н	L	L	L	Н	L	L			L		Ì	L	L
18	н	L	L	н	L	L			L	L			L	L
19	н	L	L	H	H	L	L	L	L	L			L	L
20	н	L	н	L	L	L			L	L			L	L
21	н	L	н	L	Н	L	L			L			L	L
22	Н	L	н	Н	L	L		L	L				L	L
23	н	L	н	Н	Н	L								
24	Н	Н	L	L	L	L		L	L				L	L
25	н	Н	L	L	Н	L	L			L			L	L
26	Н	н	L	Н	L	L			L	L			L	L
27	н	н	L	Н	Н	L	L	L	L	L			L	L
28	Н	н	н	L	L	L			L	L			L	L
29	н	н	Н	L	H	L	L			L			L	L
30	Н	н	Н	н	L	L		L	L				L	L
31	Н	н	Н	H	H	L								
ALL	х	х	х	X	Х	Н	Н	н	Н	Н	Н	H	H	Н

4-196. A13 Register, Adder/Subtracter

4-197. The A13 board performs an arithmetic process with the contents of the Event Scaler and Time Scaler. The result of this operation is displayed on the front panel. The board consists of three registers: Numerator, Denominator, and Quotient. Each register contains a Random Access Memory (RAM), having 16 addressable storage locations that are capable of storing 4 bits per location. Data from the Events and Time Scalers are sent to the Numerator and Denominator registers and are then arithmetically manipulated in the Adder/Subtracter circuitry. The Quotient Register (QR) stores the result, while the Quotient Multiplier Counter (QMC) and Multiplier Storage circuitry keep track of the annunciator. The QMC also keeps track of the number of successful subtractions and sends this number to the QR.

4-198. The registers can shift data in the following manner.

Numerator Register

The Numerator register can write data into its RAM from the Time Scaler (A11), Denominator register, or Adder/Subtracter. It can read data out of the RAM into the Adder/Subtracter, Quotient register, or Denominator register.

Denominator Register

The Denominator register can write data into its RAM from the Events Scaler (A11), Quotient register, Numerator register, and Plug-in. It can read data out of the RAM to the plug-in, Adder/Subtracter, Numerator register, display, and output option board, A12.

Quotient Register

The Quotient register can write data into its RAM from the Numerator register, and Quotient Multiplier Counter (QMC). It can read data out of the RAM to the Denominator register, only.

4-199. REGISTER STORAGE OPERATION. The following description concerns an exchange of data between the Numerator Register (NR) and the Denominator Register (DR). The description serves an as explanation for the three registers in general. Each digit of Time Scaler data and Events Scaler data is represented as a 4-bit code. The RAMs are capable of storing 16 of these codes in separate locations (or addresses). The RAM counter that is enabled to count produces a new code with each negative transition of REG CLK. Each new code selects a different RAM location. Once the location is selected, data contained in the location can be read out while REG CLK is Low. If the data source code for the RAM is other than "READ", new data is written into the RAM when REG CLK goes High. Shifting data from one RAM to another requires switches to control the data flow and latches to store data during the write operation. Assuming data has been written into the RAMs from the scalers, a later ROM cycle exchanges data between NR and DR (a frequency measurement). This operation appears as follows.

4-200. The NR EN A and B code changes to "00", and the DR EN A, B, and C code changes to "101". NR CLK EN and DR CLK EN lines are High. This occurs at the start of a new process cycle. REG CLK is Low and data stored at the least-significant-digit (LSD) location appears on the RAM output lines, since the "WE" inputs are High (read mode). The data output of the NR RAM is sent to Latch U20, while the output of the DR RAM is sent to Latch U4 via U1.

4-201. When REG CLK goes High, the data in the latches is locked in, and the outputs of gates U27A and U12B to Low. This last condition forces the RAMs into the "write" mode. The NR RAM writes in the DR data (via (U30) that is stored in U4. The DR RAM writes in the NR data (via U17 and U26) that is stored in U20. When REG CLK goes Low again, U22 and U28 are clocked to a new location code. This process continues until all 16 words have been exchanged. The number of clock pulses (REG CLK) for this process was 16.




Figure 4-23. An Exchange of NR and DR Data

4-202. All data entering the registers from the scalers is written into the DR and NR with "LOAD EVENT SCR" and "LOAD TIME SCR" codes on the DR EN lines and NR EN lines, respectively. Data is sent to the Adder/Subtracter circuit during the "READ" portion of REG CLK (Low). The result of each digit subtraction is stored in U4 and in the NR during the "WRITE" portion of REG CLK with a "LOAD A/S" code on the NR EN lines.

4-203. ADD/SUBTRACT CIRCUITRY. This circuit performs an arithmetic operation between the Events Scaler's contents (E) and the contents of the time Scaler (T). The operation is always a division, i.e., either E for a frequency measurement or $\frac{E}{2XT}$ for a period measurement. The process of division is accomplished by performing a *series of subtractions*. Under certain conditions this circuit also performs addition (e.g., when the Numerator Register's content is added to itself to double the time count, to recover an overdraft of an unsuccessful subtraction, and during START OR STOP A+B).

4-204. Addition Mode (NR←NR+DR). At the beginning of the process cycle, the ADD line is High and WORD DBL CLK pulses High. Together, the two signals reset U6B via U27D. This sets the initial conditions for the addition: U3 does not receive a carry in (U3 pin 13).

4-205. Assume the circuit is to add 25 and 35. In this example, the registers would appear as:

$$\underbrace{\begin{bmatrix}
0000. . .25
\end{bmatrix}}_{16} + \underbrace{\begin{bmatrix}
0000. . .35
\end{bmatrix}}_{16} = \underbrace{\begin{bmatrix}
0000. . .60
\end{bmatrix}}_{16}$$

The 5's are added first. Both 5's are in BCD form and are applied to the A and B inputs of U3 $\begin{pmatrix} A_D & A_C & A_B & A_A & B_D & B_C & B_B & B_A \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$. The Σ output data is the sum of these two numbers and is expressed in binary $\begin{pmatrix} \Sigma_D & \Sigma_C & \Sigma_B & \Sigma_A \\ 1 & 0 & 0 & 1 & 0 \end{pmatrix}$ Since the counter circuits operate in BCD only, this code must be converted back to BCD. A second adder, U2, adds a zero when the sum is 0 to 9 and adds 6 when the sum is 10 to 18.

A13 Continued

4-206. U5A and B detect when numbers are from 10 to 15, while numbers from 16-18 are indicated by C4 going High (U3). The C4 line is a carry output. Any one of these sources will cause the output of U5C to go High. In the example, the result (10) is a Low output on U5. The High output of U5C applies "6" to the "A" inputs of U2 $\begin{pmatrix} A D & A C & A B$

the result is a "0" and a carry. To this point, the entire addition appears as follows:

4-207. The "0" output of U2 is stored in the Numerator register (with a LOAD A/S code on the NR EN lines), while the carry of 1 (output of U5C) is clocked from the D input of U6B into the CO input of U3. The next addition adds the next two numbers, plus the carry of 1, e.g.,

(2)
$$0010$$
 (5) 0101 (6) 0101 (7) 0101 (6) 0110

The remaining 14 additions are 0+0 = 0, so that the final answer stored in NR is $\underbrace{\begin{pmatrix} 000...60 \end{pmatrix}}_{16}$




Figure 4-24. Process Cycle Diagram of Addition

A13 Continued

- 4-208. Subtraction Mode (NR \leftarrow NR-DR). During 2(subtraction, the ADD line is Low. The state of this line produces four important conditions: 1) It disables U5A and B from detecting numbers from 10-15, 2) It places a possible code of "10" or "0", on the A input of U2 $\binom{AAAA}{1001}$ + CO of 1 is effectively 10 and $\binom{AAAA}{1111}$ + CO of 1 is effectively 0 when C4 from U2 is ignored), 3) WORD DBLCLK sets U6B via U27B, which causes a carry 1 in U3, and 4) It enables the exclusive OR gates of U11A, B, C, D. This last condition causes an inversion of the DR outputs and has the effect of taking a negative number and adding 15 to it (actually 16 with CO).
- 4-209. Assume that two sets of numbers are going to be subtracted: 7 minus 9 followed by 8 minus 5 or, seen differently, 87 minus 59. The exclusive OR gates invert the 9 code (1001) into a code of 6 (0110). This number is added in U3 to the NR number. One of the initial conditions was the setting of U6B. This places a High on the CO input and results in adding a 1 to the other two numbers. To this point, the addition process appears as follows:

NR(7) 0111
DR(9) 1001 — complement —
$$(6) + 0110$$
 CO — $(1) + 0001$
 $(13) 1101$ CO — $(1) + 0001$
 $(14) 1110$ — binary output of U3

4-210. Since the sum is less than 16, the C4 output of U3 remains Low. The output of U5C is, therefore, Low. U5C and U7A place a code of 9 on the A inputs of U2 and supply a carry input to CO. The result of the addition in U2 is as follows:

(14) 1110 (7) 0111
(9)
$$+1001$$
 (1) $+0001$ $+(CO)$, therefore 7-9 = 8.
1 0111 (8) 1000

4-211. When subtracting a larger number from a smaller number, as done here, a digit must be borrowed from the next higher column. This circuit accomplishes borrowing by not adding a 1 to the next set of numbers. When REG CLK goes High it clocks the low on the D input of U6B into the CO input of U3. When REG clock goes Low, it clocks the next set of numbers onto U3's input lines. The next set of numbers in this example is 5 and 8. As before, the 5 is inverted in the exclusive OR gates and added with 8 in U3. This time, however, a 1 is not added in U3: the result of borrowing. The addition appears as follows:

4-212. Since the sum is greater than 15, the C4 output goes High. This causes a High on the output of U5C, which, along with U7A, produces a code of 15 on U2's A inputs and a High on the carry input, CO. Notice, also, the High on the D input of U6B, which will produce a carry in for U3 on the next positive edge of REG CLK. At the same time, the \overline{Q} of U6B goes low, causing a High output from U27C. This line supplies the plus qualifier to A14A(14). The addition in U2 appears as follows:

$$\begin{array}{c}
(2) & 0010 \\
(15) & +1111 \\
1 & 0001
\end{array}$$

$$\begin{array}{c}
(1) & 0001 \\
(1) & +0001 \\
(2) & 0010
\end{array}$$
-CC

For the next 14 digits, the operation is 0-0 = 0. The result of the two subtractions is stored in the Numerator register and appears as 000...28 (87 - 59 = 28).

0...00028

-0. . .00059

4-213. DIVISION PROCESS, QMC, AND QR. The previous example of subtracting two numbers is only one portion of the arithmetic process. The process is a division, not a subtraction, and is accomplished by performing a series of successful subtractions. A successful subtraction is when all 16 digits in the DR have been subtracted (one time only) from all 16 digits in the NR. The two numbers in the previous example will serve to demonstrate the entire division.

4-214. The first subtraction gave a difference of 28, which was stored in the NR. At the end of the subtraction (all 16 digits), the A14 board examines the state of the PLUS line. If this line is High, the QMC CLK line pulses Low and then returns High and causes the QMC (U23) to increment by one, indicating a successful subtraction. Another subtraction can now be attempted; this one, however, is not successful.

After subtraction, the PLUS line is Low, and the QMC does not increment. Instead, a new set of commands is generated from A15. These commands cause the QR to accept the "1" stored in QMC; force the circuit to add

and place the answer in NR; and, once done, cause the NR contents to shift one place to the left. The last operation is done with a 15 pulse cycle. That is, 15 REG CLK pulses are applied to NRC (U22), causing the left most zero in the NR to become the least significant digit. This operation converts

4-215. The QMC is reset and another subtraction process continues, this time with the numbers

The DR contents can -be successfully subtracted four times before a negative answer appears. At that time, the 4 is also entered into the QR RAM. The entire process has produced an answer of 1.4.

The division process continues until QR has enough resolution.

9...99969

9...9969

0...0059

1 0...0028

1 lost
16

280 - shifted NR.

- 59

1.4

59\87.00

4-216. Before the answer is sent to the display, the multiplier of the measurement (K, M, μ , etc.) must be determined. The QMC is used in the display formatting routine to keep track of the annunciator code. After formatting, the contents of QMC are read out of U23 and stored in the three D-type flip-flops, U15 A and B and U6A. The stored code is used to light the annunciator.

MULT STORAGE	(NANO MULT=L) ANNUNCIATOR	(NANO MULT=H) ANNUNCIATOR
000	G	N
001	M	μ
010	k	m
011	units	units
100	m	k
101	μ	M
110	n	G
111	not allowed	not allowed

4-217. DISPLAY CYCLE. The DR RAM is used to output measurement readings to the display. When this occurs, the DRC requires 11 pulses to output all of the DR data; but it requires 12 pulses if a minus sign is to be displayed.

4-218. At the start of the display cycle, the DR CLK EN line goes High, and REG GLK begins clocking the DRC (U28). The DR outputs 11 words of data (0 to 10) and then a decision is made whether to light the hardwired minus sign in the display. At this point the output code of DRC is 10 (1010). This code enables U18B, causing U28(9) to go Low. The DRC loads in the code on the ABCD lines. If the SIGN - line is High, U25A is disabled and places a "0" on the input lines. The next clock pulse returns the DRC count to zero. If SIGN - is Low, U25A is enabled and places an "11" on the DRC lines. This code turns on the hard-wired minus sign in the display. When lamp test is active DRC cycles through all 16 states.

4-219. A14 Qualifier

- 4-220. The A14 board selects the proper qualifier for each process cycle. It also stores the two most significant digits of the next ROM address code. The heart of the A14 board is U7, the Qualifier Gate Array (QGA), which contains the qualifying circuitry, the DPLR counter and the DPLK counter. A comparison circuit, used to position the decimal point counter, is also included in U7. The internal logic of the QGA is reconfigured each time the 5345A is turned on. The configuration data is stored in EPROM U3 and loaded into the QGA as soon as sensor U12 detects the correct supply voltage. Buffers U4, U8, U9, and U11 protect the data and address lines of U3 during the configuration cycle.
- 4-221. QUALIFIER CIRCUITS. Of all returning qualifiers that are available for selection, only one is chosen and sent to A15. The selected qualifier is the output P73 (Testpoint C) of the QGA and is sent to A15 as SV7(T). This is the LSD in the octal code for the next ROM address. An example is helpful in understanding the principle of selecting the various ROM addresses.
- 4-222. Next State Address Storage. Assume the ROMs on A15 have just been addressed to location 211 (see Processor Flow Charts, Section V). The ROMs output a new set of commands. Part of these commands are used to generate the next ROM address; these are the six SV(T+1) lines. Shortly after this code appears on the input lines of U1, the code states are clocked into storage by ~WORD DBL CLK. In this example, the stored code is 15X, with X being the code's LSD and unknown at this time. Later X will be replaced by the returning qualifier state (1 or 0).
- 4-223. Qualifier Selection. The clocked in code states SV1(T+1) through SV6(T+1) are used to select the proper qualifier in the QAD. The selected qualifier (P73) is applied to the D input (Pin 17) of U5. When the next ROM cycle begins, ~ROM CLK clocks all qualifier states, now including SV7(T+1) to the output of U5. The result is the new address code SV1(T) through SV7(T) on the ROM's address lines. In the above example, the qualifier is "1" if ~PI DATA is "1" and BKPT6 is not selected. The next ROM address is 151. If these conditions are not true, the next ROM address is 150.
- 4-224. DPLR CIRCUIT. The abbreviation DPLR stands for "decimal point locator for the result". The circuit is a 6 bit UP/DOWN counter located within U7. Before counting begins, the counter is always reset by the ~DPLR<-1 command. The DPLR code is sent out of A14 via U6 when the P14 line is High. When the P14 line is Low, the DP line direction is reversed to allow a plug-in to load decimal point data into DPLK. P14 is buffered by U9 and available as output signal ~PI XMT.
- 4-225. Count Up Mode. In a "count up operation", the flow chart command is DPLR < DPLR +1. The purpose is to shift the decimal point to the left. The command places ~DPLR UP to a Low and always pulses the ~DPLR CLK line Low.
- 4-226. Count Down Mode. In a "count down operation", the flow chart command is DPLR < DPLR -1. The purpose is to shift the decimal point one place to the right. The command places ~DPLR UP to a High state and pulses the ~DPLR CLK line Low.
- 4-227. Relating DPLR Code to D.P. Position. Each code of the DPLR relates to a specific placement of the decimal point in the display. Figure 4-25 shows the decimal point in the display and outside of the display. The ranges outside the display are possibly used during computation. Generally, the positive range codes are used in giga-unit arithmetic and negative range in the nano-unit arithmetic.
- 4-228. DPLK CIRCUIT. The abbreviation DPLK stands for "decimal point locator for K". The K refers to K data from the plug-in. The counter is located within QGA and is used in several operations. Briefly, it is used in computer dump to determine when all characters in the DR and NR have been strobed out; it recognizes when all 16 characters in NR have been examined for purposes of determining resolution; it stores the decimal point code for K data; it is used in the serial out routine to determine when all 16 characters have been examined; and, in general, it is the source of qualifier signals.
- 4-229. Resetting and Counting. The DPLK counter is always reset prior to use. Reset occurs when the DPLK < -1 line goes Low. Count downs are accomplished with the ~DPLK CLK line. Each clock pulse decrements the count by one.

A14 Continued

4-230. <u>Loading Plug-In Decimal Point Data</u>. When using K data from the plug-in, the ~DPLK < DPLK PI command line goes Low to enter the decimal point code into DPLK storage. Prior to loading, a ~DPLK < -1 command is generated.

4-231. Generating Display Clock. The DISP CLK line is used to strobe the display at a much slower rate than REG CLK can normally provide. The DISP CLK line is a result of dividing the ~DPLK CLK signal by 64.

4-232. COMPARATOR CIRCUITRY. The comparator circuit, which is also included in the QGA, compares the 6-bit DPLR code to one of four data sources. These data sources are: DPLK lines (6 bit), PI DISP POS lines (4 bits), RMT DISP POS (4 BITS), FP DISP POS (4 bits). The result of comparison is a ~DPLR = qualifier or a DPLR > qualifier. These qualifiers are available at testpoint E and testpoint G respectively.

Paragraphs 4-229 through 4-240 have been deleted.

4-241. A15 ROM

4-242. The A15 board contains four ROMS, used for generating the command lines. These lines control the counter's internal operation in accordance with the flowchart. Also present is the Multivibrator Clock: the source of all clock signals used in timing or in the shifting of data. Associated with this is the Processor Timing circuit which produces MSB, $\overline{ROM\ CLOCK}$, $\overline{SINGLE\ PULSE}$ and WORD DBL CLK pulses after a given number of REG CLK pulses. The remaining circuits are used in determining the resolution, decimal point placement in AUTO, and the status of the asterisk light.

4-243. ROMS AND COMMAND GENERATION. Each of the four ROMs on A15 are addressed by the eight lines entering the lower left of the schematic. As shown in the example below, seven of the input lines comprise an octal code; these codes are the *state address* numbers found throughout the flowchart. The remaining line is MSB. The ROMs output two sets of program codes: one set when MSB=1 and a second set when MSB=0. Each ROM contains 256 separate locations that store a 4-bit program code; an address from 128 to 255 is selected when MSB=1, while an address from 0-127 is selected when MSB=0. Example:

Octal State Address (261)	Binary Code	Signal Lines	ROM Inputs	ROM Address
	1	MSB	128	128
	(0	SV1(T)	64	
2	₹1	SV2(T)	32	32
	.[0	SV3(T)	16	
	(`1	SV4(T)	8	8
6		SV5(T)	4	4
	0	SV6(T)	2	
1	`1	A-T-1-1	1	+1
			•	173
11	Thom MCD moon	to 0, the ROM add	ross hacomes 32+8+	

4-244. ROM CIRCUITS. The *program codes* (located in the ROMs) generate a group of commands by means of combinational logic and decoding devices or by simply using the lines as they appear at the ROM. Since both sets of program codes must generate commands, the first set of program codes are stored until the second set is generated. They are then converted to commands and sent out at the same time.

4-245. The first set of codes (MSB=1) is stored in U1 and U25A and in U17 on the negative transition to WORD DBL CLK. (These two transitions occur at the same time.) U18 decodes the output of U17 into separate command lines. The MSB line also goes Low at this time, and the ROMs output the second set of program codes. After a 350 ns delay, the SINGLE PUSLE line pulses Low. This line pulses the D inputs and U9 and U33 and allows the two ICs to decode the ROM outputs. The new data on the outputs of U9 and U33 generate command lines but only for the duration of SINGLE PUSLE. When SINGLE PUSLE is High, U9 and U33 are effectively inhibited since they are 4 to 10 line decoders and a High on the D line (weighted 8) selects the upper eight codes (8 and 9 not used). With the D line low, the remaining lines (A,B,C = 1,2,4) can select one of the output lines (0 to 7). Zero output is selected as a "do nothing" command. SINGLE PUSLE and its inverse are also used to gate other commands (see "P" commands in Table 5-4).

4-246. NEW ADDRESS GENERATION. The address code for the next ROM cycle is a product of the current ROM cycle. While MSB equals 1, a portion of the ROM outputs (the SV(T+1) lines) are stored in A14. These lines are clocked into storage with the positive transition of $\overline{WORD\ DBL\ CLK}$. See Figure 4-26. The lines then appear on the output of the first storage device. When the next $\overline{ROM\ CLK}$, pulses Low to High, these codes are shifted to the output of the second storage device; they are then used as the address code for the next ROM cycle.




Figure 4-26. A14 ROM Address Storage


4-247. PROCESS TIMING CIRCUITS. The Multivibrator Clock circuit (U5A and B) generates a 4 MHz rectangular wave that produces all of the clock signals used in instrument timing. These signals include ROM CLK, WORD DBL CLK, REG CLK, PI CLK, MSB, and SINGLE PUSLE. The signals are generated during one process cycle, which is defined as the time between two ROM CLK pulses.

4-248. The Processor 'timing circuit operates in three basic modes by generating 1, 15, or 16 REG CLK pulses, according to the following chart. TPULSE COUNT, and 15 PULSE COUNT are ROM generated commands. These three modes are explained in more detail under Examples 1, 2, and 3 below. Examples 4 and 5 explain the effect on 15 and 16 pulse cycles during display and when loading the registers from the scalers.


Table 4-5. Commands for Processor Timing Modes

1 PULSE COUNT	15 PULSE COUNT	# of REG CLK PULSES GENERATED
1	_	1
H	н	15
н	L	16

4-249. The following timing diagram segment applies to this circuit, regardless of the circuit's operating mode.



- 4-250. <u>Example 1:</u> Assume the A13's NR and DR are to exchange all 16 characters of data. This requires 16 pulses of REG CLK between the two ROM CLK pulses. The description is related to the timing diagram, Figure 4-27 and the A15 schematic. The numbered circles in the text relate to those found in the timing diagram and on the schematics.
- 4-251. The output of MV CLK (TP8) clocks in the High on U39A(2). The resultant High on the Q output enables U31A to pass MV CLK (inverted through U6C) to the clock input of U23A ② (a divide by two). U22D changes the duty cycle of ③ by extracting every other Low-going pulse from ② and inverting it at ④ . U22D is enabled to pass a pulse whenever ③ is Low. U14B inverts ④ to clock U15 with signal ⑤. The first time U15 is clocked, the carry output (CO) goes Low. When U15 has been clocked 16 times, the CO line ⑥ goes High. Each time U15 is clocked, a REG CLK pulse is also generated through U13E, U4C, and D, and U13F to clock the registers on A13.
- 4-252. The High from CO is inverted in U13D and disables U31C and D. The Low to High transition of U31D(6) clocks U39B, causing its Q output @ to go High. This line is MSB. One clock pulse later (U38C pin 11), U38C is enabled and sets ROM CLK Low.
- 4-253. The output pulse of U22D ④ that occurs between the sixteenth pulse and the first pulse of the next process cycle performs two operations: 1) While the pulse is positive, it enables U14A to output WORD DBL CLK ⑤. 2) On its negative-going transition, it disables U31B and D to clock U39B back to its original reset state; and it disables U14A, both of which turn off WORD DBL CLK. Notice that the clock pulse ⑤ normally generated by U22D is inhibited by U14B during this time. When U39B is clocked back to its original state, MSB ⑦ goes low, and a new timing cycle can begin.
- 4-254. <u>Example 2:</u> Assume an unsuccessful subtraction has occurred on A13. The NR contents must shift one place to the left. To do this, the contents are rotated 15 places to the right. Again, refer to Figure 4-27.
- 4-255. When MSB goes low, a new set of commands are generated from the ROM circuits. One of the ROM lines, 15 PULSE COUNT, controls the number of clock pulses that U15 will accept before the CO lines goes High. The High of 15 PULSE COUNT enables U38B, which pulls the LOAD input of U15 Low. This inputs the High on U15(3), which has the effect of presetting the counter to a code of one with the first clock pulse $\$. This pulse also causes CO $\$ to go Low and disable U18B. When 15 clock pulses have occurred, the CO line returns High.






Figure 4-28. 1 Pulse Cycle

- -256. <u>Example 3</u>: Assume the QRC needs to be incremented by one (QRC←QRC+1). For the execution of this command, only one REG CLK pulse is sent to A13 while QRC CLK EN is active. The internal command that assures a process cycle of one REG CLK is 1 PULSE COUNT Refer to Figure 4-28.
- 4-257. When MSB goes Low (MSB=0), ROM U24 generates \(\overline{1}\) PULSE COUNT This line inhibits U15 from operating by removing the enable signal (U15 Pin 7). While MSB remains Low, U14B is enabled by U39B. This allows U14B to pass one clock pulse (a) through U13E, U4C and D, and U13F. Once the pulse clocks QRC, the purpose of this ROM cycle is complete. What remains is to complete the rest of the timing cycle before continuing to the next.
- 4-258. The Low of $\overline{1 \, \text{PULSE COUNT}}$ causes the output of U7B to go High. Since this enables U31B, the Low-to-High transition of U15(15) is not needed to clock U39B. When the output of U22D 4 goes High and then low, it causes a positive transition at U31(6). This clocks U39B(9) 7 High. The High on U39B's Q output combines with signals 2 and 3 to produce a $\overline{\text{ROM CLK}}$ pulse 4 from U38C(8). This same 4 pulse that clocks U39B also produces REG CLK through U14B, U13E, U4C and D, and U13F. The $\overline{\text{ROM CLK}}$ signal and $\overline{\text{WORD DBL CLK}}$ initiate the process of generating a new set of commands for the next process cycle.
- 4-259. <u>Example 4:</u> Data is strobed from the Time or Events Scaler (A11) by the 4-bit binary output of DRC (A13). This counter is clocked by REG CLK; however, the clock signal's duty cycle is about 2 MHz, which is too fast for the scalers. Since no more than 13 decades of the scalers are ever used (a 10,000 second gate time), the A15 board divides the clock by two (1 MHz) for the first 13 places, then returns to its normal 2 MHz rate for the remaining three places. Refer to Figure 4-29.




Figure 4-29. Timing for Scaler Strobing

4-260. The output of U7 A1 is High when scaler data is being read into the DR (U3C and U11A) or into the NR (U7D). This High NANDs in U7C with the Low output of U14C. After the first REG CLK pulse, the output of U14C goes High. The next positive transition of MV CLK (TP8) ① clocks the Low on the D input of U39A to the Q output. This enables U22C to pass the Low pulses of MV CLK, which clock U23B (a +2 stage). The

toggling of U39 also disables U31A and enables U31F, so that the output of U23B (the ± 2) is enabled to @. As long as this condition exists, REG CLK will also be divided by two. Once U15 has been clocked 13 times, the QC and QD outputs of U15 go High (code of 12). This enables U14C and disables U7C. The next positive transition of MV CLK toggles U39A and allows the remaining pulses to go through U6C and U31A, thereby bypassing U23B.

4-261. <u>Example 5</u>: Assume that data is to be displayed. Strobing data into the display requires a much slower clock rate than REG CLK normally provides. During the display cycle, U20C(10) is commanded High. (On the schematic, U20C is located to the near left of the large cutout.) For every process cycle, the SINGLE PULSE line (U20C pin 9) goes High, once. The resultant Low output pulse is sent to A14 as <u>DPLK CLK</u> The A14 board divides these pulses by 64 and sends the A15 board a <u>DPLK CLK</u> pulse. Therefore, for every ROM cycle there occurs one SINGLE PULSE, causing one pulse; for every 64 <u>DPLK CLK</u> pulses there occurs one <u>DPLK CLK</u> pulse. (On the schematic, <u>DPLK CLK</u> is located in the lower right portion of the cutout.) Since DISP CLK EN is commanded High at this time, the slower <u>DPLK CLK</u> signal is sent through U4B and D and U13F and leaves the A15 board as REG CLK.

4-262. DIGIT COUNTER, DIGIT STORAGE, AND ASSOCIATED CIRCUITS. Digit counter, U35, is a 4-bit binary counter. The counter's main function is to keep track of the number of digits that are resolved in a measurement. This is done by, first, counting the number of digits in the time scaler. In a frequency measurement having a 1-second gate time, for example, there will *always* be 9 digits in the time scaler. After the digits are counted, the ROMs issue a command (DS\(-DC) to store this count in Digit Storage (U34).

4-263. During the process cycle, Digit Counter increments by one each time the Quotient Register stores a calculated digit. When this count equals the count in Digit Storage, the division process has resolved enough digits for the particular gate time used.

4-264. The exclusive OR gates (U36A, B, C,D) compare the code in DC to the code in DS. U36C compares the "D" lines of the two codes; if equal, its output goes Low. Likewise, U36D(11) goes Low when the "B" lines are equal. The two gates combine to enable U29A. Since U36A and U36B are tied to the \overline{Q} outputs of DS, their outputs will be High when the "A" lines are equal (U36A) and "C" lines are equal (U36B). When the two codes are equal, the output of U37A goes Low. This activates the qualifier line $\overline{DC} = \overline{DS}$, which signals A14 that no further divisions are needed in the measurement.

4-265. In AUTO, the counter positions the decimal point behind one of the three most significant digits in the display. To do this, the code used to indicate the number of digits (DS) is subtracted from the code used to position the decimal point (DP lines). When DP minus DS gives a difference of -1 to -3, the decimal point is properly aligned. The \overline{Q} outputs of DS provide the inverted code (for subtraction) to be added in U28 to the DP codes, along with a carry in of one (CO input). When the sum code equals 13 to 15 and C4 is Low, the decimal point is considered to be properly aligned. The output of U28 will then enable U21A, which, in turn, activates the \overline{AUT} \overline{DP} \overline{ALN} line via U21B. Example: CHECK, FREQ A, 100 ms, AUTO. Measurement yields .10000000 GHz immediately after computation, At this point, DP=9 and DS=8. In Giga unit arithmetic, the DP is decremented by three each time DP-DS is out of the "aligned" range. Therefore, decrementing by three yields 100.00000 MHz. DP=6 and DS=8. DP-DS=-2, signifying that alignment has been achieved.

4-266. There are instances when the decimal point is not placed behind one of the first three digits, but the decimal point should, nevertheless, be considered aligned. For example, in a totalize measurement, the decimal point is continuously updated as the display accumulates counts. The display overflows when the number of digits exceeds 11.

The decimal point must remain fixed for the display to read in gigaunits (G is the highest annunciator). For 12 or greater numbers of resolved digits, the Q outputs of U34A and U34D go High when the display overflows. This enables U11B, U29C ($\overline{\text{ST+STP}}$ line is Low), and U21B, causing the decimal point to remain fixed (corresponding to G-units).

- 4-267. The decimal point is also considered aligned if U21B is enabled by U29D. This occurs when the number to be displayed is ≥ 10 G and contains less than 3 digits. In this case, the decimal point is initially positioned out of viewable range (DPLR=+ is Low). For example: $\frac{OR}{XX...XI}$ 2.G would satisfy the conditions to enable U29D. The display and decimal point would shift left one place and a fictitious zero would be inserted in place of the 2 $\frac{OISPLAY}{XX...XIO}$ G. The insertion of a fictitious zero would also light the asterisk.
- 4-268. The $\overline{QMC=6}$ line goes Low after the QMC has stepped through all possible annunciator codes in an attempt to select the correct multiplier for the measurement's result. Each time the DP codes increment (or decrement) by three, the QMC is also incremented by one to change the multiplier code. The subtraction of DP and DS occurs in an attempt to satisfy the output of U21A (DPLR-DS=-1 to -3). When six attempts have been made to align the decimal point with the proper multiplier, the QMC has selected all available multipliers. The last annunciator is then used, regardless of the decimal point's position. The $\overline{QMC=6}$ line goes Low to enable U12B, which activates the $\overline{AUTDPALN}$ line via U21B.
- 4-269. The last gate to control AUT DP ALN is U38A. Should a plug-in make time interval measurements in the sub-nanosecond range, U38A forces the decimal point alignment in terms of nanoseconds.
- 4-270. ASTERISK HARDWARE. The $\overline{\text{LOAD}*S}$ command clocks U25B. A High on the Q output causes the front panel asterisk lamp to light. The D input U25B(12) is High when the * Flip-Flop is "ON" (U10B(6) is Low making U37B(6) High) or when the DS contents are 0, 1, 2, 3, or 4 (U20A(3) or U37C(8) is Low). The asterisk lights under the following conditions:

Factitious zero - asterisk flip-flop is on. Underflow - DS = 0 Overflow - DS = 0, 1, 2, 3, or 4

4-271. A16 Motherboard

4-272. The A16 assembly is the counter's largest interconnection board. It provides the main source of signal interconnection between the other board assemblies. It contains no electrical parts but does provide connection for several wiring harnesses plus a pressure connector that connects to A17. See motherboard wiring in Section VIII.

4-273. A17 Plug-in Interconnection

4-274. The A17 board is located behind the sheet metal at the rear of the plug-in compartment. The board connects to A16 by means of a pressure connector (P1) and to the plug-in via A17J1 (visible at rear of plug-in compartment).

4-275. A18 10 MHz Oscillator (Oven)

4-276. This unit is a 10 MHz crystal oscillator whose frequency stability is temperature regulated by an internal oven. The unit incorporates an AGC circuit and is also capable of phase locking to an external standard. Before phase locking can occur, however, the two signals must be within one cycle of each other. The specifications are listed in Table 1-3.

4-277. A18 Option 001 Oscillator

- 4-278. Option 001 is a voltage controlled 10 MHz oscillator. A separate power supply consisting of CR1, Q1, and associated components, provides a "cleaner" source of power. This helps to isolate the oscillator from the switching currents associated with other supplies.
- 4-279. U1A operates like an amplifier with positive feedback. The positive feedback path is from the noninverted output of U1A(6) through C9, C8, CR2, C4-C6, and crystal Y1. Negative feedback establishes the input bias for U1A- This path is through R5 and R2. The trimmer capacitors C4 and C5 provide frequency adjustment of the oscillator. Diode CR2 is a voltage variable capacitor. When this oscillator is phase locked to a external standard, a voltage from A8 assembly changes automatically to vary the capacitance of this diode. This change of value affects the feedback loop's phase and, therefore, the crystal's exact frequency.

4-280. The inverted output of U1A(5) is fed to buffer U1B(10). The buffer provides isolation between the oscillator and the output stage, Q2. The outputs of U1B(8) and (9) switch from about 4.0 to 4.75 volts. When one output is 4.0V, the other is 4.75V. Level shifter Q2 converts the output of U1B to an approximate TTL level.

4-281. A19, Option 010, 011, Interface Panel

4-282. The A19 assembly provides the interconnection between A12 (optional) and the interface bus. The A2 through A5 switches select the address code for the instrument. The remaining switch selects TALK ALWAYS or ADDRESSABLE.

SECTION V MAINTENANCE AND SERVICE

5-1. INTRODUCTION

5-2. This section contains maintenance and service information. Included is a table of assemblies, a table of recommended test equipment, overall troubleshooting information and troubleshooting charts, processor flowcharts, an in-cabinet performance check, and adjustment procedures.

5-3. ASSEMBLY DESIGNATIONS

5-4. Table 5-1 lists the designations nomenclature, and Hewlett-Packard part number of assemblies used in the 5345A.

Table 5-1. Assembly Designations

REFERENCE DESIGNATION	DESCRIPTION	HP PART NO.
A1	Cathode Driver Display	05345-60001
A2	Anode Driver Display	05345-60027
A3	Input Attenuator	05345-60238
A3	Input Attenuator (Option 012)	05345-60239
A4	Input Trigger	05345-60124
A5	Interconnect	05345-60005
A6	Switching Regulator	05345-60006
A7	Linear Regulator	05345-60007
A8	PLL Multiplier Noise Generator	05345-60031
A9	Main Gate	05345-60099
A10	Gate Control	05345-60050
A11	Scaler	05345-60011
A12	General Purpose Interface I/O (Option 011)	05345-60018
A12	HP-IB I/O (Option 012)	05345-60121
A13	Adder/Subtractor	05345-60013
A14	Qualifier	05345-60144
A15	ROM	05345-60045
A16	Motherboard	05346-60016
A17	Plug-In Interconnection	05345-60017
A18	10 MHz Oscillator (Oven)	10811-60111
A19	Interface Panel (Option 011)	05345-60019
A19	Interface Panel (Option 012)	05345-60022
A20	Filter (Option 012)	05345-60130

5-5. TEST EQUIPMENT

5-6. Table 5-2 lists test equipment recommended for maintaining the counter, and for checking its performance. Test equipment having equivalent characteristics may be substituted for the equipment listed.

Table 5-2.	Recommended	Test	Equipment
------------	-------------	-------------	-----------

INSTRUMENT	REQUIRED CHARACTERISTICS	RECOMMENDED TYPE
Oscilloscope	60 MHz Bandwidth	HP 54501A
Vertical Plug-in	50 mV/div Sensitivity	HP 54501A
Time Base Plug-in	50 MHz Bandwidth	HP 54501A
Sampler	10 μs/div	HP 54501A
Test Oscillator	10 Hz to 10 MHz Accuracy; ±4%	HP 3325B
Single Generator	10 MHz to 5600 MHz Accuracy: ±2%	HP 8644A or 8657A*
Pulse Generator	10 ns pulse width, manual trigger	HP 8161A
DVM	0V to 25V Accuracy: ±0.3%	HP 3466A
AC VTCM	20 Hz to 1 MHz Accuracy: ±3%	HP 3466A
Logic Probe	Logic State Test	HP 545A
Logic Pulser	State Activator	HP 546A
Logic Comparator	IC Test	HP 10529A
Extender Board Kit		HP 10595A

^{*}See NOTE in Table 5-5, step 1.

5-7. ADJUSTMENTS AND IN-CABINET PERFORMANCE CHECK

5-8. Table 5-6 contains adjustment procedures for the 5345A. Adjustments should be made when necessity is established by the performance test or when components are replaced that change the circuit's operating characteristics.

5-9. PERIODIC MAINTENANCE

NOTE

Instruments with serial number 1708A02576 or higher are supplied less the air filters. Hewlett-Packard recommends removing the filters from all previous units. If desired, to retain filter protect, follow the step-by-step instructions in paragraph 3-69.

5-10. Instrument cooling is accomplished by a fan that intakes air through two air filters. These filters *must* be periodically inspected and cleaned when dust buildup is apparent. This procedure is described in Section II under *Air Filter Cleaning*.

5-11. OVERALL TROUBLESHOOTING

5-12. There are two methods of troubleshooting the 5345A to board level. The fastest and most efficient means of isolating problems is to use the board replacement kit. If this kit is not available, the trouble isolation method if recommended. This procedure makes use of troubleshooting charts and associated information. Both methods are described in the following paragraphs. In addition, see paragraph entitled *Troubleshooting Aids*.

CAUTION

BE SURE TO REMOVE POWER CORDS BEFORE REMOVING THE POWER SUPPLY BOARDS.

5-13. Trouble Isolation Method

- 5-14. The 5345A Overall Troubleshooting flowcharts are intended to reveal any basic machine malfunctions. The tests verify the measurement and processor cycles; however, the input amplifiers are not tested. The internal 100 MHz test bypasses the amplifiers. Any suspected input amplifier problems should be tested separately.
- 5-15. The tests begin when the FUNCTION switch is set to START. This mode checks most of the basic operations during the measurement cycle. Much of the processing cycle is also verified in this mode. Upon successful completion of the Start mode, the Frequency mode is set up. This test performs further and more complete testing of the processor.
- 5-16. Troubleshooting the instrument should be approached as described below. Refer back to this listing when progressing through the troubleshooting procedures.
 - a. Perform the operations that are outlined in the *Overall Troubleshooting Flowchart*, Figure 5-1. The troubleshooting charts will isolate the problem to a specific board assembly or to a problem in the processor. When the problem is found to be on a board, consult the board theory in Section IV and the signal line mnemonics in Section VII.
 - b. When the problem is in the processor, set up the available test equipment, as outlined in Figure 5-6 or Figure 5-7. Perform the described test while verifying results in Table 5-3, Processor Flow Test Results.
 - c. When an incorrect ROM address is detected, consult *Processor Troubleshooting Symptoms*, Figure 5-8, to determine the troubleshooting approach for the particular symptom.

5-17. TROUBLESHOOTING AIDS

5-18. In addition to the previously described troubleshooting methods, there are some devices unique to the 5345A that can aid in troubleshooting. These units are the 5345A Special Test Board, and the Extender Board Kit. These units are described in the following paragraphs.

Paragraphs 5-19 and 5-20 have been deleted.

5-21. Extended Board Kit (10595A)

5-22. This kit is required for servicing the 5345A Electronic Counter. It allows circuit boards and circuit assemblies to be extended from their plug-in connectors for monitoring signals with the appropriate test equipment. The kit includes the following extender assemblies:

a.	05345-60201 05345-60202	Extender boards for the A6, A7 power supplies, and A8 multiplier assembly.
b.	05345-60203	Extender board for the A9 Main Gate assembly only.
c.	05345-60204	Extender boards for the A10, A11, A12, A13, A14, and A15 assemblies.
d.	05345-60205	Front Panel Extender cable which allows troubleshooting for the A1, A2 Display assemblies and A3, A4 Input Amplifier assemblies.
e.	1250-0831	Special adapter for BNC-to-subminiature connector. Used in calibrating the input amplifier assemblies.
f.	05345-60200	This is a special test board. See separate description.

5-23. Special Test Board (05345-60200)

5-24. Although included in the Extender Board Kit, this board provides some unique troubleshooting aids. The operations it can perform and methods for using it are outlined below.



FUNCTIONS PROVIDED

- a. Extender board for A10, A11, A12, A13, A14, and A15 board assemblies.
- b. Processor Tester. Transfers BCD data from the GATE TIME switch directly into the arithmetic processor. This provides known good data to the processor, thereby isolating problems between the processor assemblies and data circuits on assemblies within the front end. Specific front end assemblies are A3, A4, A8, A9 and A11.
- c. Front End Tester. This enables circuit tests to be made while the instrument is in the measurement phase. The processing phase is inhibited with the test board.

USING THE 05345-60200 TEST BOARD

- a. When using as an extender board, install extender board with the two CINCH connectors up and install board to be tested.
- b. When using the board to test the processor, follow the procedure below:
 - 1. Remote the A11 Scaler assembly.
 - 2. Install the test board with the connectors marked XA11(A) and XA11(B) into the A11 position of the 5345A motherboard.
 - 3. Set the 5345A switches as described on the test board under Front Panel Functions.
 - 4. Set switches as outlined under A14 Switches. The BKPT-1, 2, and 7 refer to the test switches located on the top of the A14 board.

NOTE

BKPT-7 must be set and remain set while all tests are performed. Also, note the position of the SAMPLE RATE control when tests are performed.

- c. When using the board to troubleshoot the Front End, use the following procedure:
 - 1. Remove the A15 RAM assembly.
 - 2. Install the test board with the connectors marked XA15(A) and XA15(B) into the A15 position of the 5345A motherboard.
 - 3. Troubleshoot circuits associated with the measurement phase. The processor will remain inhibited during this time.








Figure 5-1. Overall Troubleshooting Flowchart






Figure 5-2. Troubleshooting Flowchart #1








Figure 5. (SINGLE PULSE)





Figure 5-3. Troubleshooting Flowchart #2

(See Page 5-9)

5-11




Equipment: 180A with 1801A/1821A and 100048 10:1 Probe

Figure 6. (E/10 and T/10 Signal)



.02V/DIV, .1 µS/DIV, + SLOPE, DC INPUT

Figure 7. (EVT SCLR and TIME SCLR A1)



.02V/DIV, .1 μS/DIV, + SLOPE, AC INPUT





Figure 5-5. Troubleshooting Flowchart #4



EQUIPMENT REQUIRED:

- A. 180 Oscilloscope.
- B. 1601A Logic State Analyzer.

EQUIPMENT SETUP:

- 1. Remove 5345A Top Cover.
- 2. Place A15 on extender card (05345-60204 or 05345-60200).
- 3. Connect 10230A Clock Probe to A15 TP7 and common to A15 TP4.
- 4. Connect the 10231A Six Bit Probes to A15 as follows:

Bit $0 \rightarrow U24(5)$

Bit $1 \rightarrow U24(6)$

Bit $2 \rightarrow U24(7)$

Bit $3 \rightarrow U24(4)$

Bit $4 \rightarrow U24(3)$

Bit $5 \rightarrow U24(2)$

Bit $6 \rightarrow U24(1)$

Figure 5-6. Verifying Processor Flow With HP 1601A

EQUIPMENT SETTINGS:

_	3	A	E	۸
-	o	4	J	м

FUNCTION	FREQ A
GATE TIME	100MS
Input Control	CHECK
SAMPLE RATE	HOLD

180/w 1601A

DISPLAY PLUS, MARK-ON, BYTE BCD (this gives best pattern display) CLOCK POS THRESHOLD TTL SAMPLE MODE SINGLE TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION DELAY SET 000000	4	
CLOCK POS THRESHOLD TTL SAMPLE MODE SINGLE TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION	DISPLAY	PLUS, MARK-ON, BYTE BCD
THRESHOLD TTL SAMPLE MODE SINGLE TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION		(this gives best pattern display)
SAMPLE MODE SINGLE TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION	CLOCK	POS
SAMPLE MODE SINGLE TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION	THRESHOLD	TTL
TRIGGER MODE START DELAY COLUMN BLANKING To display seven bits DISPLAY RATE In single, it has no influence TRIGGER WORD Set to 570 NOTE: Set all unused switches to OFF POSITION		
COLUMN BLANKING		
DISPLAY RATE	COLUMN BLANKING	To display seven bits
TRIGGER WORD	DISPLAY RATE	In single, it has no influence
NOTE: Set all unused switches to OFF POSITION	TRIGGER WORD	Set to 570
DELAY SET 00000	NOTE: Set all un	used switches to OFF POSITION
	DELAY SET	00000

OPERATING PROCEDURE:


- 1. Push SAMPLE MODE RESET button on the 1601A.
- 2. Push 5345A RESET.

COMMENTS:

After the 5345A RESET is depressed and released, the ROM address of 570 should be displayed on the first word of the 1601A. $\frac{7654\,321\,0}{101\,111\,0}$

Table 5-3 shows the address which will be selected as the DELAY SET switch is incremented from the 570 trigger point. These addresses are correct only for the 5345A equipment settings above.

When verifying the selection of correct states, refer to *Processor Flow Test Results*, Table 5-3. ROM addresses can be quickly verified by setting the delay switches to mid points in the table. Any delayed states differing from those in the table indicate a failure. Also, all states *following* the incorrect state will usually differ from those in the table. When an incorrect state is found, refer to Figure 5-8, *Processor Symptoms and Troubleshooting*.



EQUIPMENT REQUIRED:

1. K13-59992A 5345A ASM Tester.

EQUIPMENT SETUP:

- 1. Set 5345A POWER switch to STANDBY position.
- 2. Remove 5345A Top Cover.
- 3. Connect 5345A ASM Tester as follows:
 - a. Test cable to A15 test socket J1. ((Note pin 1 placement.)
 - b. Data cable to A13 test socket J1. (Note pin 1 placement.)

EQUIPMENT SETTINGS:

- 1. Set the 5345A the same as when using the HP 1601A.
- 2. Set the 5345A ASM Tester as follows:
 - a. Switch the 5345A and ASM TESTER POWER switch to ON.
 - b. Set the INTERRUPT MODE switch to the SEL STATE position.
 - c. Set the SET 0-7 and SET 00-71 switches to 570 state address. The address will be displayed as the REF CODE.
 - d. Set the INTERRUPT CTR to the number of times that the selected state is desired to match the REF CODE, before the 5345A is interrupted. The INTERRUPT CTR is normally set to 1.
 - e. Push and HOLD RESET on the 5345A.
 - f. Push and release CONTINUE. (Lamp test should be displayed on the 5345A and the TEST CODE will display state 001.)

g. Release RESET on the 5345A. The REF CODE and TEST CODE should now display the selected state address.

NOTE

If there is a problem in the 5345A processor the TEST CODE may not be selected. In this case a new address should be tried. Check the PROCESSOR FLOW CHARTS to determine prior addresses.

h. Set INTERRUPT MODE switch to NEXT STATE.

OPERATING PROCEDURE:

Push CONTINUE. This will step the processor to the next ROM address, as listed in Table 5-3. This new address will be displayed as the Test Code. As CONTINUE is pushed, each sequential address that is listed in the table should be displayed as the Test Code. When an incorrect state is found, refer to Figure 5-8, *Processor Symptoms and Troubleshooting*.

NOTE

The A13J1 connection enables the data to be monitored at selected states. For operating procedure, see ASM TESTER manual.

Table 5-3. Process Flow Test Results

Delay Switch	ROM Address	Processor Operation	Comment
00000	570	Initiate Processor	yes
00001	211	Computer dump	no
00002	151	PI Data	no
00003	361	Display TC	no
00004	440	DPLK=-17	no
00005	600	NR=0, 1st zero digit	yes
00006	440	DPLK=-17	no
00007	600	NR=0, 2nd zero digit	yes
00008	440	DPLK=-17	no
00009	600	NO=0, 3rd zero digit	yes
00010	440	DPLK=-17	no
00011	600	NR=0, 4th zero digit	yes
00012	440	DPLK=-17	no
00013	600	NR=0, 5th zero digit	yes
00014	440	DPLK=-17	no
00015	600	NR=0, 6th zero digit	yes
00016	440	DPLK=-17	no
00017	600	NR=1, 7th zero digit	yes
00018	440	DPLK=-17	no
00019	600	NR=0, 8th zero digit	yes
00020	440	DPLK=-17	no
00021	601	$NR=\overline{0}$, 1st nonzero digit	no
00022	400	Prepara to count 1st digit	yes
00023	440	DPLK=-17	no
00024	601	$NR=\overline{0}$, 2nd nonzero digit	no
00025	400	Prepare to count 2nd digit	yes
00026	440	DPLK=17	no
00027	601	$NR=\overline{0}$, 3rd nonzero digit	no
00028	400	Prepare to count 3rd digit	yes
00029	440	DPLK=-17	no
00030	601	$NR=\overline{0}$, 4th nonzero digit	no
00031	400	Prepare to count 4th digit	yes
00032	440	DPLK=-17	no
00033	601	$NR=\overline{0}$, 5th nonzero digit	no
00034	400	Prepare to count 5th digit	yes
00035	440	DPLK=-17	no
00036	601	$NR=\overline{0}$, 6th nonzero digit	no
00037	400	Prepare to count 6th digit	yes
00038	440	DPLK=-17	no
00039	601	$NR=\overline{0}$, 7th nonzero digit	no
00040	400	Prepare to count 7th digit	yes
00041	440	DPLK=-17	no
00042	601	$NR=\overline{0}$, 8th nonzero digit	no
00043	400	Prepare to count 8th digit	yes
00044	441	DPLK=-17	yes
00045	221	Period or TI	no

Table 5-3. Process Flow Test Results (Continued)

	Table 5-3. Process Flow Test Results (Continued)			
Delay Switch	ROM Address	Processor Operation	Comment	
00046	451	Flag=H	yes	
00047	051	Plug-in	no	
00048	420	Events, Ratio and Start or Stop	no	
00049	530	Period or TI	no	
00050	201	Start or Stop	no	
00051	071	N Data	no	
00052	671	Divide Routine		
00053	030	Divide Routine		
00054	310	Divide Routine		
00055	460	Divide Routine	MSB = 1	
00056	540	Divide Routine		
00057	671	Divide Routine		
00058	031	Divide Routine		
00059	540	Divide Routine		
00060	671	Divide Routine		
00061	030	Divide Routine		
00062	311	Divide Routine		
00063	460	Divide Routine	1st Remainder	
00064	540	Divide Routine		
00065	671	Divide Routine		
00066	030	Divide Routine		
00067	311	Divide Routine		
00068	460	Divide Routine	2nd Remainder	
00069	540	Divide Routine		
00070	671	Divide Routine		
00071	030	Divide Routine		
00072	311	Divide Routine		
00073	460	Divide Routine	3rd Remainder	
00074	540	Divide Routine		
00075	671	Divide Routine		
00076	030	Divide Routine		
00077	311	Divide Routine		
00077	460	Divide Routine	4th Remainder	
00078	540	Divide Routine		
00079	671	Divide Routine		
00080	030	Divide Routine		
00081	311	Divide Routine		
00082	460	Divide Routine	5th Remainder	
00084	540	Divide Routine		
00085	671	Divide Routine		
00086	030	Divide Routine		
00087	311	Divide Routine	1.	
00087	460	Divide Routine	6th Remainde	
00089	540	Divide Routine		
00089	671	Divide Routine	1	
00090	030	Divide Routine		

Table 5-3. Process Flow Test Results (Continued)

Table 5-3. Process Flow Test Results (Continued)			
Delay Switch	ROM Address	Processor Operation	Comment
00092	311	Divide Routine	
00093	46 0	Divide Routine	7th Remainder
00094	540	Divide Routine	
00095	671	Divide Routine	
00096	030	Divide Routine	
00097	311	Divide Routine	
00098	461	End Divider Routine	yes
00099	121	FLAG=H, LOAD RESULT to DR	no
00100	520	K Data	no
00101	551	Start and Stop	
00102	341	Breakpoint 2	no
00103	440	States 440 through 441 are repeated for a second	
00104	600	time after the arithmetic routine. The purpose	
00105	440	of the processor operations will vary during	
00106	600	these operations. Consult flowchart theory	
00107	440	2A (440), if needed.	
00108	600	1	
00109	440		
00110	600		
00111	440		
00112	600		
00113	440		
00114	600		
00115	440		
00116	600		
00117	440		
00118	600		
00119	440		
00120	601		
00121	400		
00122	440		
00123	601		
00124	400		
00125	440		
00126	601		
00127	400		
00128	440		
00129	601		
00130	400		
00131	440		
00132	601		
00133	400		
00134	440		
00135	601		
00136	400		
00137	440	V	

	Table 5-3. Process Flow Test Results (Continued)			
Delay Switch	ROM Address	Processor Operation	Comment	
00138	601			
00139	400			
00140	440			
00141	601			
00142	400	↓		
00143	441	End of Count Digits		
00144	221	Period or TI	no	
00145	450	FLAG=H	no	
00146	561	Display Storage	no	
00147	510	DC=0	no	
00148	500	Determine Auto Multiplier		
00149	270	Determine Auto Multiplier		
00150	711	Determine Auto Multiplier		
00151	741	Determine Auto Multiplier		
00152	770	Determine Auto Multiplier		
00153	741	Determine Auto Multiplier		
00154	770	Determine Auto Multiplier		
00155	741	Determine Auto Multiplier		
00156	770	Determine Auto Multiplier		
00157	740	Determine Auto Multiplier		
00158	500	Determine Auto Multiplier		
00159	270	Determine Auto Multiplier		
00160	710	-1 ≥DPLR-DS≥3	Mult. Selected	
00161	640	Left justify result		
00162	651	Left justify result		
00163	660	Left justify result		
00164	640	Left justify result		
00165	651	Left justify result		
00166	660	Left justify result		
00167	640	Left justify result		
00168	651	Left justify result		
00169	660	Left justify result		
00170	640	Left justify result		
00171	651	Left justify result		
00172	660	Left justify result		
00173	640	Left justify result		
00174	651	Left justify result		
00175	660	Left justify result		
00176	640	Left justify result		
00177	651	Left justify result		
00178	660	Left justify result		
00179	640	Left justify result	·	
00180	651	Left justify result		
00181	660	Left justify result		
00182	640	Left justify result	1	
00183	651	Left justify result		

Table 5-3. Process Flow Test Results (Continued)

Delay Switch	ROM Address	3. Process Flow Test Results (Continued)	Commont
		Processor Operation	Comment
00184	660	Left justify result	
00185	640	Left justify result	
00186	650	Left justify result	
00187	621	End of Left justify	
00188	260	Auto Right justify	
00189	610	Auto Right justify	
00190	011	Auto Right justify	
00191	621	Auto Right justify	1
00192	260	Auto Right justify	
00193	610	Auto Right justify	
00194	011	Auto Right justify	
00195	621	Auto Right justify	
00196	260	Auto Right justify	1
00197	610	Auto Right justify	
00198	011	Auto Right justify	
00199	621	Auto Right justify	
00200	260	Auto Right justify	
00201	610	Auto Right justify	
00202	011	Auto Right justify	
00203	621	Auto Right justify	
00204	260	Auto Right justify	
00205	610	Auto Right justify	
00206	011	Auto Right justify	
00207	621	Auto Right justify	
00208	260	Auto Right justify	
00209	610	Auto Right justify	
00210	011	Auto Right justify	
00211	621	Auto Right justify	
00212	260	Auto Right justify	
00213	610	Auto Right justify	
00214	011	Auto Right justify	
00215	621	Auto Right justify	
00216	260	Auto Right justify	
00217	610	Auto Right justify	
00218	011	Auto Right justify	
00219	620	Auto Right justify	
00220	731	Serial Output	no
00221	571	End of Test	

5-25. 5345A OPERATIONAL VERIFICATION

5-26. The Operational Verification can be performed to give a high degree of confidence that the 5345A is operating properly without performing the complete In-Cabinet Performance Check listed in Table 5-5 of the 5345A Operating and Service Manual.

SELF-CHECK

Set 5345A function switch to FREQ A, GATE TIME to 1 ms, Input Amplifier Control switch to CHECK and Display Position to AUTO. Counter should display $100.00\pm1\,\text{MHz}$ with Gate Light flashing.

Change Gate Time to MIN, counter should display .1 GHz with Gate Light flashing.

Record results on Operational Verification Record.


CHANNEL A INPUT SENSITIVITY

Specification (Channel A and B):

Range: DC coupled, 0 to 500 MHz Sensitivity: X1 25 mV rms sine wave.

Description: A signal at the minimum level is applied to the 5345A Channel A input and varied over the specified frequency range.

Setup:



Set 5345A controls as follows:

FUNCTION FREQ A
GATE TIME 100 ms
DISPLAY POSITION AUTO
SAMPLE RATE Full CCW
LEVEL A PRESET
ATTEN X1
INPUT IMPEDANCE 50Ω
INPUT AMPLIFIER CONTROL SEP
INPUT COUPLING DC


Connect signal source to Channel A of the 5345A. Set the input signal to $20\,Hz$ at $25\,mV$ rms, $100\,kHz$ at $25\,mV$ rms, $300\,MHz$ at $25\,mV$ rms, and $500\,MHz$ at $25\,mV$ rms. Counter should display the correct frequency at all points with Gate Light flashing. Record results on Operational Verification Record.

CHANNEL B INPUT SENSITIVITY AND COMMON INPUT TEST

Specification (Common Input):
Range: DC coupled, 0 400 MHz
Sensitivity: X1 50 mV rms sine wave

Description: A signal at the minimum level is applied to the 5345A Channel A input and varied over the specified frequency range. The 5345A is set to Common Input and Ratio B/A. The counter should display approximately "one" over the frequency range.

Setup:



Set 5345A controls as follows:

FUNCTION RATIO B/A
GATE TIME 100 ns
DISPLAY POSITION AUTO
SAMPLE RATE Full CCW
LEVEL (A&B) PRESET
ATTEN (CHAN A) X1
INPUT IMPEDANCE (A&B)
INPUT AMPLIFIER CONTROL COM
INPUT COUPLING (A&B) DC

Connect signal souce to Channel A of the 5345A. Set the input to $20\,\mathrm{Hz}\,\mathrm{at}\,50\,\mathrm{mV}\,\mathrm{rms}$, $100\,\mathrm{kHz}$ at $50\,\mathrm{mV}\,\mathrm{rms}$, $300\,\mathrm{MHz}$ at $50\,\mathrm{mV}\,\mathrm{rms}$, and $400\,\mathrm{MHz}$ at $50\,\mathrm{mV}\,\mathrm{rms}$. Counter should display a ratio of approximately "one" throughout the frequency range and Gate Light should be flashing. Record results on Operation Verification Record.


PERIOD

Specification:

Range: 2 ns

Description: A 2 ns period signal (500 MHz) is applied to the 5345A Channel A input in order to verify the counter's period specifications.

Setup:



Set 5345A controls as follows:


FUNCTION	. PERIOD A
GATE TIME	100 ms
DISPLAY POSITION	AUTO
SAMPLE RATE	Full CCW
LEVEL A	PRESET
ATTEN	X1
INPUT IMPEDANCE	50Ω
INPUT AMPLIFIER CONTROL	SEP
INPUT COUPLING	DC

Connect signal source to Channel A of the 5345A. Set the input signal to 500 MHz at 200 mV rms. Counter should display approximately 2 ns and Gate Light should be flashing. Record results on Operation Verification Record.

TIME INTERVAL

Description: The 10 MHz FREQ STD OUTPUT from the rear panel of the 5345A is applied to Channel A in order to make a Time Interval measurement.

Setup:



Set 5345A controls as follows:

FUNCTION	TIME INT A to B
GATE TIME	1 ms
DISPLAY POSITION	AUTO
SAMPLE RATE	Full CCW
LEVEL (A&B)	PRESET
ATTEN (A&B)	X1
INPUT IMPEDANCE (A&B)	$\dots \dots $
INPUT AMPLIFIER CONTROL	COM A
INPUT COUPLING	DC
SLOPE (CHAN A)	(+)
SLOPE (CHAN B)	(-)

The counter should dsiplay approximately 50.XXXX ns with Gate Light flashing.

Set Channel A SLOPE switch to (-). Counter should display approximately 100.XXX ns with Gate Light flashing.

Record results on Operational Verification Record.

START/STOP

Description: The counter's 100 MHz Check signal is totalized for approximately 10 s in order to verify operation of the START/STOP function of the counter.

Set 5345A control as follows:

FUNCTION	. STOP
GATE TIME	MIN
DISPLAY POSITION	. AUTO
SAMPLE RATE F	ull CCW

Press 5345A RESET swtich. Set the FUNCTION switch to START and allow the counter to totalize for approximately $10\ \mathrm{s}$.

Counter should display approximately $2 \times (10^9)$ counts (A+B Mode).

Record results on Operational Verification Record.

OPERATIONAL VERIFICATION RECORD

SERIAL NO.	Date	
TEST	RESULT	S FAIL
	FA33	IAIL
elf Check:		
$100.000 \pm MHz$		
.1 GHz		
Channel A Input Sensitivity:		
20.XXXXXX Hz		
100.XXXXX kHz		
300.XXXXX MHz		
500.XXXXX MHz		
CHANNEL B INPUT SENSITIVITY AND COMMON INPUT TEST:		
20 Hz, 50 mV rms -1.0 ± 1		
$100 \text{ kHz}, 50 \text{ mV rms} - 1.0 \pm 1$		<u> </u>
$300 \text{ MHz}, 50 \text{ mV rms} - 1.0 \pm 1$		
400 MHz, 50 mV rms $-$ 1.0 \pm 1		
Period		
2.XXXXXXX ns		
Time Interval		
50.XXXX ns		
100.XXX ns		-
Start/Stop		
2.XXXXXXXX GHz		


OPERATIONAL VERIFICATION RECORD

100.000 ± MHz .1 GHz	PASS	LTS FAIL
Self Check: 100.000 ± MHz .1 GHz Channel A Input Sensitivity: 20.XXXXXX Hz	PASS	FAIL
100.000 ± MHz .1 GHz Channel A Input Sensitivity: 20.XXXXXX Hz		
.1 GHz Channel A Input Sensitivity: 20.XXXXXX Hz		
Channel A Input Sensitivity: 20.XXXXXX Hz		
20.XXXXXX Hz		
100 YYYYY bHa		
100.AAAA KIIZ		
300.XXXXX MHz		
500.XXXXX MH2		
CHANNEL B INPUT SENSITIVITY AND COMMON INPUT TEST:		
20 Hz, 50 mV rms - 1.0 ±1		
100 kHz, 50 mV rms -1.0 ± 1		
300 MHz, 50 mV rms -1.0 ± 1		
400 MHz, 50 mV rms \rightarrow 1.0 \pm 1		
Period		
2.XXXXXXX ns		
Time Interval		
50.XXXX ns		
100.XXX ns		
Start/Stop		
2.XXXXXXXX GHz	· · · · · · · · · · · · · · · · · · ·	

PROCESSOR SYMPTOMS AND TROUBLESHOOTING

- The state address is off by one count in the LSD; e.g., Address 450 may be selected instead of 451.
- The state address is off by several addresses; e.g., Address 440 follows 211 instead of 151.

ω



Symptom A is the result of a qualifier problem. Several things can cause this to occur.

- 1. Incorrect ROM command generation.
- 2. Associated circuits of the qualifier.
- 3. Defective circuits within the process arithmetic section.

TROUBLESHOOTING METHOD FOR A TYPE PROBLEMS

Troubleshooting for A type problems should be done in the following manner.

- 1. First, locate the defective state on the flow charts. Refer to the command listings in Table 5-4. Find the letter code adjacent to the defective ROM address. Then, locate this letter code on the flow charts.
- 2. Determine which qualifier or part of the qualifier is responsible for selecting the correct ROM state. The particular qualifier may be obvious in some cases; however, familiarization with the flow charts will be required for detecting others. See flow chart theory.
- 3. Using the octal MSB digits of the defective state, locate the A14 qualifier switch and verify the proper closure of the switch. Must set TRIGGER WORD on 1601 to last correct state address while checking for proper switch closure. Refer to the A14 theory for a description of qualifier selection.
- 4. If the switch is operating properly, trace the qualifier signal back to its source. If it is a multiple qualifier, verify that the remaining qualifiers are inactive.
- 5. When the source of the qualifier has been identified, check previous ROM states in the flow charts and determine which ROM address executed the command or commands to satisfy the qualifier.
- 6. Monitor this new address and check the commands to ensure they are generated. If the commands are found to be defective, troubleshoot and repair the circuits. Some qualifiers will be generated by the result of a counter, comparator, or adder. For these qualifiers, the input commands should be checked first. If these commands are correct, the appropriate circuits should then be checked. An example of this type of qualifier is DRLK = -17. The input commands to this qualifier are DPLK ← -1 (Reset) and DPLK CLK (DPLK ← DPLK -1).

TROUBLESHOOTING METHOD FOR B TYPE PROBLEMS

The problem which caused symptom B will generally be a defective ROM or the next-state storage circuits $(T^{+}1)$ on the A14 qualifier assembly.

Connect 10230A Clock Probe to A15TP12 while monitoring SV1(T+1) -SV6(T+1).

Troubleshooting this problem should be done as follows:

- 1. Locate the defective state on the flow charts. Refer to the command listing table. Find the letter code adjacent to the defective ROM address. Then locate the letter code on the flow chart.
- With the ASM Tester, step the processor to the last correct address. Use the
 operating procedure outlined in Figure 5-7. With the HP 1601A, trigger on the
 last correct address.
- 3. While at this address, check SV1(T+1) SV6(T+1) states, located at pins 2, 7, 5, 10, 12, and 15, respectively, on the A14 Qualifier Assembly. Pins 2, 7, and 5 equal the Octal MSB, and pins 10, 12, and 15 equal the next MSB.
- 4. The output levels of these pins should reflect the octal address of the next state to be selected. If it is incorrect, tract the line back to its source and troubleshoot those circuits.

Table 5-4. Command Source Listing


COMN	MAND URCE	A15-U10-6	A15-U10-3	A15-TP1	A15-U15-5	A15-A17	A15-U35-2	A15-U35-14	A15-89	A15-878	A15-817	A15-86	A15-87	A15-816	A15-A12	A15-A22	A15-821	A15-A8	415-A9	A15-U34-4	A15-A9	A15-U2-5	A15-U2-1	A15-B5	A15-A12	A15-A7	A15-810	A15-BB	A15-A6	A15-B10	A15-A21	A15-A15	A15-A14	A15-A15	A15-A20	A15-U10-9	A15-U10-13	A14-U23-2	A14-U23-7	A14-U23-10	A14-U23-12	A14-U23-15	A15-A10	A15-U12-2
MS		0		0	0	1	0	1	1	1		1 (0				0	-	-	1	1			0 0				1		1 1	1	-	0	0				立	1	1 1	1		0	0
PULSED CO	Nσ	Р	Р		\dashv	\dashv	P	P	\dashv	Р	P	PF	+-	P	F	+	╁	┝	-	Н	\vdash	P	P	P F	_	╁	-	-	-1	_	┿	\vdash	P.	Р	$\overline{}$	P	P	+	+	╫	╁	\vdash	+	P
LETTER	DAM DAM R A S D S S	NO!	•-OFF	1 PULSE CNT.	15 PULSE CNT.	ADD	₽−-JG	DC CLK	DISP CLN EN	DPLK CLK	DPLK-DPLK-PI	DPLK1	DPIR UP	COIR-1	DEC. 19	DR CLK EN	DR EN A	DR EN B	DR EN C	DS-DC	EXT OUT EN	FLACH	FIAGH	LOAD MS	NR CIK FN	NR EN A	NR EN B	PROC BUSY	- 11	QR EN A/PI XMI	OK EN O	QR EN CLK	QMC-8	QMC CLK	RST FRONT END	SIGN	SIGN +	(L+1)	Sv2 (T+1)	5V4 (T+1)	SV5 (T+1)	SV6 (T+1)	FLAG=H	RST PULSE CNT
SHT 3P	900	н		н	τ	н	н		L			Н	_	н			┸			н		_	_	н		_	-	ī	н	нı	. H	Н	н	н						1 H				Ħ
RESET	001	Н	Н	L	г	н	н	ì.	н	L	н	н	t H	L	Н	Н	L	н	ī	ī	н	L	н	н	1 1	L	н	н	н	н	1 H	Н	н	н	н	н	н	ī	ı	H L	L	u	н	ī
SHT 2BB	919	Н	н	Ł	н	н	L	4	L	Н	н	L	ŧ	Н	Н	L	L	L	1	L	н	н	н	н	1 H	ľ	н	ı	н	L F	1 1	Н	н	н	н	н	н	н	н	l l	Н	L.	н	н
SHT 2BB	911	н	$\boldsymbol{-}$	L	н	н	L	ı	L	L	н	н :	i	H	_	ı ı	н	L	1	L	н	н	н	Н		L	н	니		LL	_		H	н	_	_	н	н	н	L	н	_	_	н
SHT 3B	929	н		Н	L	н	L	L	L	L	H	H	_	-	-		L	L	Н	L	н	-	-	н		_	н	니	_	L	-	+	Н	Н	-		-	-		H			_	н
5HT 3B	021	н		Н	-	Н	Ľ	L	L	Н	Н	L !	_	-	_	_	Н	-	H	L	н	$\overline{}$	-+	н	-	-	1	L.		LL	-	_	H	н	_			_		L H	-			н
SHT 3D	93 0 931	Н	н	H	H	H	L	L	-	н	H	H		H	_	_	H	H	1	L L	н	H	н	HH	_	_	H	L		H L	_	L	I I	H			H	_	-	1 L	1	H		H
SHT 4)	848	н	н	H	н	H	H	ť		н	н	1 1		F		_	L	1:	ī	L	ı	_	H	H F	-		н	н	_	LF	-	_	H	н	_	***	-	_	_	H			_	H
SHT 4J	941	Н.	н	i	н	H	i	Н	L	н	H	1		-	-	-	ť	†÷	i	7	ı	Н	-	H	-	_	Н	Н	-+	HF	_		H	н	_	_		\rightarrow	-	1 H	-		_	-
SHT 2F	950	н		н	L	н	ī	Ĺ	L	н	н	1 1	-	H	_	_	ī	H	Ť	L	Н	\rightarrow	_	H I	_		+	ı	-+	l I		_	H	н	_		_	_	_	H	-		-	H
SHT 2F	951	н	н	н	L	Н	ı.	Į,	L	Н	Н	L I	1	Н			-	-	н	L	Н		-	н			-	ı		L F	-	-	н	н	-			-		LL	-			н
SHT 4H	960	Ŧ	H	L	н	Н	Ŀ	7	ı	Н	н	L	-		-	-	ι	ī	ī	L	ı	Н	L	н	_	Ī	н	н		L t	1 H	L	H	н	L	н	н	ι	L	L H	н	ı	L	н
SHT 4H	961	н	н	L	н	Н	٦	L	L	Н	Н	L !		_	_	-	L	L	L	ı	ı	_	Н	н	_	-	н	н		L	_	-	Ħ	н		-	-			H	_	L		H
SHT 3A	979	н	н	L	Н	Н	니	L	L	Н	н	H		۲	_		L	L	L	L	Н	н	Н	н		_	н	L	-	1 1	_	-	H	ι					_	ı i	Н	ı		н
SHT 3A	971	н		н	l 	<u> </u>	L.	١.	L.	Н	н	<u> </u>		۱,	-	_	L	H	-	L	н	Н	н	H F	_		H	L.	-	<u> </u>	_	н	L	н	_			_	_	L H	_	н		н
SHT 3K	100	н	\rightarrow	L	H	н	ı.	١.	i.	н	н	7 1	-	H	_		L	١.	L.	H	н	н	<u>H</u>	H I		-	н	L	-	나	-		н	н		-		-	_	L H	-	_	-4	н
SHT 1A SHT 4F	181	H H	H	H	L	H	L.	L	i.	H	H	H		1 1	_	_	Ł	L	H	Н	H	н	H	H I	_	-	-	H		H 1	-		I I	H			_	_	H I	H H	-	ш.		H
SHT 4F	111	н	н	н	H	н	H	ì	ì	i	н	H	-		-		1	H	-	ì	ı	н	H	H	_	-	H	н	-	н і	-	-	н	н			#		_	н	-			H
SHT 3G	129	н	н	н	ι	н	L	L	L	н	н	H			_		-	-	н	L	Н		н	Н	_			L		i i	-	_	н	н				_		LH			-	H
SHT 3G	121	н	н	н	i	н	ī	н	L	н	Н	1		F	_	_	ι	ī	н	L	н	Н	ī	н	_		н	L	-+	HF			н	н	_		_	-+-		H L	Н	-		н
SHT 3N	130	Н	н	н	L	н	L	٦	l.	н	н	Н	+	ŀ	ŀ	н	ι	н	L	L	н	н	н	н	1 18	1 11	L	L	н	L F	1 H	L	н	н	L	1,	н	н	L	ЦН	Н	н	ī	н
SHT 3N	131	н	버	į.	н	н	느	L	L	н	н	Н	-	ŀ	-		L	L	+	L	н	_	_	н			+-	L		L	-		I	Н	_		н	L		LL	Ĺ	_		н
SHT 4E	140	н	쁘	L	н	۳	r	L	L	н	Н	н			-	-	Ł	ı	1	L	L	н	н	H I			-	н		H	-	_	Н	н			-	_		H H	-	_	-	н
SHT 4E	141	Н	H	H	<u>H</u>	H	1	٠.	١.	н ::	Н	<u>H </u>	-+-	1.	-		L	1	<u>ا</u>	1	L	н	н	_	1 1	_	-	н		<u> </u>	_		н	н	_	_	_		_	H L	L			H
SHT 1H	150 151	H		Н	į.	H	÷	L	-	H	H	H I	_		-	-	-	-	H	Į.	н	-	H	HH	1 1		-	L	-	<u>L P</u>	-		H	H			-	-	H I	L L	H	-	_	H
SHT 4D	160	н	н	ï	Н	Н	H	ì	i	н	н	H	_	+	_	_	H	1	1:	H	L	H	Н		+	-	+	H		H 1	_		Η.	н	$\frac{\cdot}{\cdot}$	-	H	-	_	Н				
SHT 4D	161	н	н	L	н	н	ι	ι	ι	н	н	н	1	1		_	ŧ	ī	ī	ī	ī	L	н	_	4 L			-		_	4 H	-	Н	н	1	_		.		н			_	н
SHT 1L	170	н	н	н	Ł	н	ı	ι	L	н	Н	L I	1	ŀ	ŀ	Н	Н	Н	H	L	н	Ł	н	н	1 1	1 1	ι	L	L	L I	L H	ı ı	н	н	ι	н	н	н	L	L H	Ł	ı	н	н
SHT 1L	171	н	н	L	н	н	L	н	ι	ㅂ	Н	_	L	-		-	1	ı	L	l.	н	Η	Н	_	1 1		+-	L	-	_	1 H	_	н	Ξ	-	****		- -		H L	Н	-		H
SHT 2K	290	н	н	-	н	н	_	н	L	Н	Н	-	LL				L	L		1	н	н	н		1 1	_	Н			_	1 !!	_	н	н	_					L H		_		н
SHT 2K SHT 1D	291	H	-	L H	H	H			L	H	H	1 I	-	1.	_	_	L.	L	H	<u> </u>	H	н	н	_	1 !	_	Н	L		_	1 1		н	н	\rightarrow		_		_	L H	-			Н
SHT 1D	211	н	i	Н	ι	Н		÷	ŀ	Н	Н	HI			-	_		-		L L	н	H	L	$\overline{}$	- F	_	-	L		-	4 H	_	H	Н	_			_	_	H L			بأسند	H
SHT 2D	220	н	ī	ī	Н	н	ī	Н	Ĺ	Н	Н		1	+		-	l	ī	1	H	н	н	H	_	1 1	-		1	-		1 1		н	н	_		-			L H	_	-		H
SHT 2D	221	н	ı	ī	н	н		L	L	н	н	н	_	1	-	-	L	ι	ī	н	н	н	н	_	4 L	-	+-	1			1 H	-	Н	н				н	-	LH		- +-	-	н
SHT 1K	230	Н	ı	ī	н	н	L	L	L	н	н	L	ı F	1 1	ŀ	ı ı	L	L	ι	L	н	Η	Н	н	4 1	1 L	н	Ł	н	н	4 H	L	ı	н	ı	н	н	ı	ī ī	н	н	н	ī	н
SHT 1K	231	н		н	Н	н	L	L	ι	Н	Н	н	_	-		-	L	L	L	Ŀ	н	Н	Н	_	1 1	-	-	ı			1 1		Н	Н	\rightarrow	-	-			ιί	-		_	H
SHT 2M	240	н	L	н	н	н	ι	L	L	н	Н	L		1	-	_	-	+	+	L	Н				1 1			н			1 1	-	Н	Н	н	н	н	н	L I	н	н	H	L	н
SHT 2M	241	н	-	+	Н	Н	ᆜ	÷	Ļ			н				1 1								H 1					н			1 1				H		_	H		L	1	늬	н
SHT 3J	250 257	H		L	Н		L	-	į. į	L H	H				1	l H			H			H		H 1	1 1				Н			L		Н		H		_		H L	_	L		
5HT 2Z	250	н	_	_	н	\rightarrow				н				;			L		l L			H		H								H						1					1	
SHT 22	261	н	_	-	н		L		Ĺ			н			1 1	_		l			_			H 1					н			1										1		
SHT 2R	270		ı	-	н		L			н			_	_	1 1		L	1	_	ī		Н		н	-	_	_	-		H I			L					!		H L		1 1	L	
SHT 2R	271	Н	-	-	н	н	L	н	L			ΗI	_	۲	1	t L	-	-	Ŀ	н	н		н	н	1 F	1 1	н	L	н	L F	4 H	ı i	н	н	L	н	н	ı	н	L H		н	H	н
SHT 1D,	300	н			L			_	L		н				۲				_	_		н		н								Н			н		1		н					н
SHT 1D,	301	н	_	_					L			L		_	ŀ							Н		н						H I												1 1.	_1	
SHT 3E	310	н		_		н	_	L	L	_	_	н		1				-	_	-	_	н		H I		_						L	н					_	Į.					
SHT 3E SHT 1D,	311 320		H		H		L		L	Н	H		1 1		1	L	_					H		H I			Н		Н	HH		L		Н					L 1		H		:	
SHT ID,	321		H		L		_	i	L	Н			1 1	_			Н							H						HH											Н		L	
SHT 1G	330		н		H.	_	Ì	_	ì	н		H :		_	1		_	t						н						H				H		H				H 1	_		Н	
SHT 1G	331	н			Н	н		ί	ι			H		Н		_	-	-			_	_		Ні						Н			н						н		-		L	
SHT 3R	340	н	L		н		L.		H	L		H I	1		F		L	Н	ı	L				н				L	н	н	1 1	L			L	н	н	ı	H		ι		•	
SHT 3R	341	_	н	_	Н	\rightarrow	Ľ	_		\rightarrow	н	_		_	L		_	ı		L				н					н			L		Н		н			Ĺ	l			_	н
SHT 4G	350	н	_	_	н	$\mathbf{-}$	_		_	_	_	L				l- L	_	L						н								L				н			i.			L		
SHT 4G	351 360	н	H	_	H	-	_	_	L	н	_	H		H			-	L	_					н																				
SHT IJ	360	$\overline{}$	H	-	H L	-	_	L L	H	-	H		-	1		-	-	H	—	-	-	H		H F					н			H								HH		ı	н	
SHT 4C	370		H		_	н	_	$\overline{}$	1			H		-	1	-	4	는		_		_		H						H					1							H		
SHT 4C	371		н		н					\rightarrow		H			1		-	-	ī					HI					н			1		н		н						ı.		
NOTE:																		_									•																	

NOTE:
NORMALLY H, L WITH "N" DATA ROUTINE.
BLANK LOCATIONS = DON'T CARE STATES.
BOLD LETTERS = ACTIVE STATES.

Table 5-4. Command Source Listing (Continued)

	MAND JRCE	A15-U10-6	A15-U10-3	A15-1P1	A15-U15-5	A15-A11	A15-U35-2	A15-U35-14	A15-69	A15-818	A15-817	A15-86	A15-815	A15-B7	A15-B16	A15-A12	A15-A22	A 15-B21	A15-A8	A15-A9	A15-U34-4	A15-A9	A15-U2-5	A15-U2-1	A15-U25-11	A15-A12	A15-A7	A15-810	A15-88	A14-A12	A15-810	A15-A21	A15-A15	A15-A14	A15-A15	A15-A20	A15-U10-9	A15-U10-13	A14-U23-2	A14-U23-7	A14-U23-5	A14-U23-10	A14-U23-12	A15-U23-15	A15.A10
	158		0	0	0	1	٥			1	0	1	0	0	0		1	0	0	1	1		0		0 0		0	0	1 1	1	1	1			-			_	1	7	1	1	1	1	0
· PULSED C	OMMANDS COMMANDS		Ρ	_	-	┝	P	P	╁	P	P	P	P		P	P	-		\dashv	-	-	\dashv	P	-	P P			-	+	+	┢	╌┫	+	P	P	- 1	P	4	+	+	+	***	+	+	*
			21	PULSE CNT.	15 PULSE CNT.	0	8-	DC C(K	DISP CLK EN	DPLK CLK	DPLKDPLK-PI	DPLK*1	DPLR CLK	DPLR UP	R1	<u>00</u>	DR CLK EN	DR EN A	DR EN B	DR EN C	DSDC	EXI OUI EN	FLAGH	HAG~1	LOAD • STORAGE	NR CLK EN	NR EN A	NR EN B	PROC BUSY	OR EN A/PI XMI	QR IN B	QR EN C	QR EN CLK	QMC-8	QMC CLK	RSI FRONT END	· ·	SIGN-+	SV1 (T+1)	Sv2 (T+1)	Sv3(T+1)	SV4 (T+1)	SV5 (T+1)	Sv6 (T+1)	FLAG * H
LETTER	ADDRESSES	1.	10-	E	≅	ADD	0-00	8	ŝ	P.	M	ИΩ	DPI	OPI	DPLR	ORC	DR	ž	ă	ă	_		_		2 2	ž				Ь.,	1	1 1	t	_	-	_ L.			_				_	_	7.0
SHT 2C	400		н	1	н	н	τ	+	+	H	Н	H	I		I	π	_	-	_	-	\rightarrow	_			н н	L	٢	H	L P	-	Н	Н	-	н	\rightarrow	_	H)						-	L	н
SHT 2C	401	-	н	L	н	н	L	1	1	Н.	н	н	н		H	н	L	١.	-	١.	\rightarrow	_			4 H	+	Н	н	L F		Н	н		H	片	-	н.() н.()	_	_	_	_	H	_	_	H H
SHT 2Q SHT 2Q	418		H	Н	Н	н	۲	1	L	H	H	Ŧ	H		I I	ı ı	-	L	L	L	H	-	_	_	LH	+	н	н	1 1		н	н		-	н		_		_				-	-	н
SHT 2G	420	-	н	н	ï	н	+	1	-	н	н	Н	н		H	Į	H	Ļ	Н	×	ī	-+		-	н	н	н	Ĺ	L F	_	н	н	ı	н	н	L I	н	н	н	L B	н	ı ı	H	н	•
SHT 2G	427	-	н	н	ī	Н	T	ı	ι	Н	+	н	н		н	Η	н	L	н	H	٤	н	н	н	н н	н	ι	Н	L F	ı L	н	н	н	н	н	L I	н	н	L !	н	L i	L	L I	ı į	**
SHT 3M	430	н	н	н	L	Ļ	l	į	Į,	н	н	н	н		Η	н	н	ι	н	L	1	н	н	н	н н	+	н	Ł	L		Н	н	-		\rightarrow	_		_	-+			-		-	1
SHT 3M	431	-	н	H	L	н	+	1	L	н	н	H	н		н	¥	н	L	H	Ļ	ı	-+			н	-	Н	L	L F	-	+	н		-	$\overline{}$		н	-	\rightarrow	_			-	_	•
SHT 2A	440	-	Н	Н	Н	н	+		Ŀ	L	н	H	H :	_	H	Ħ	-	1	L	L.		_	_	_	H H	+	L	н	L F	-	н	н	H	H	\rightarrow	_	H	H	$\overline{}$	-	<u>. </u>		-	- 10	*
SHT 2A	441 450		H	+	H	Н	+	+	+	н	Н	7	= =		н	# ±	i.	l.	L	-	1	-	_	_	н н	+	1	Н	LF	-	-	н		н	н	_			-+			-	_	i i	ź.
SHT 2E	451	-	н	1	Н	H	-			H	н	H	Н		Н	×	t	L	L	ī	ī	-	-	-	н н	+	į.	Н	L F	_	Н	н		-	\rightarrow	_						-		н	•
SHT 3F	460	н	н	н	н	н	+	ī	-	+	н	н	Ξ		н	H	L	ι	L	L	ı	н	н	н	н	н	١.	н	L P	н	н	н	н	н	н	L			н				_	L	•
SHT 3F	461	-	н	1	L	н	Н	L	Н	-	н	1	н		н		L	L	L	ι	ı	-	-	-	н	-	L	Ц	L P	_		н	-	н	Н	_		_		-			_	L	-
SHT 3L	478	-	н	ı	Н	н	+-	12	7	н	H	н	н	Ĺ	н:	н	L	L	L	L	н	\rightarrow	-	-	н н	-	L	Н	Lt			Н		н	н	-			\rightarrow				-		Ł
SHT 3L	471	-	H	H	L	н	-	4	-	н	н	н	н	<u> </u>	H	H	н .	н	L L	H	H		_	H	_	+	-	H	L Þ		H	H			H	-		-	\rightarrow	-	_				Н
SHT 2P	500 501	-	H	t 1	Н	H			+	Н	Н	1	H	_	H		-	L	1	1	L	-			н	+	i	н	-	1 1	+	н	-	_	н	-				-	_		_	_	H
SHT 2P	510	-	Н	-	н	н	+			Н	Н	H	Н	-	H	_	۲	i	ì	ì	7	\rightarrow			нн			н	L		+	н	-	-	н		-	_	\rightarrow		н	7	-	_	н
SHT 2N	511	-	н	ī	L	Н	-			Н	Н	н	Н	┪	1	-	Н	Н	н	н	н	+	-	-+	н	-	Н	н		1 H	-	н	н	н	н	н	н	н	L	1 1	н		L I	L	н
SHT 3H	529	н	н	н	L	н	Н	l	ı	н	н	н	н		н	Ĥ	н	ı	Н	t	н	Н	н	н	н	н	L	ι	L	4 H	Н	H	L	H		-		<u></u>		_			_	_	4
SHT 3H	521	н	н	н	L	н	L	Ł	l	н	ı	H	н		Н	н	H	Ħ	Н	н	н	н		-	н н			н	_	1.12	. L	H	ı	-	\rightarrow	-	-		\rightarrow	-	-		_	-	١,
SHT 2H	530		H	н	L	н			4	L	н	н	Н		н	н	н	7	1	н	L	Н	-	_	н	-	-	L	_	4 L	- -	H	-	н.	Н		-4	1	\rightarrow	- 13	2 1	24	_	L	•
SHT 2H	531 540	-	H	1	H	$\overline{}$			-	+	_	H	H	H	H	H	1		1	1	L	н	-	_	H F	┿	L	Н	-	1 L	4	н		н	н	_			-	- +	_	-	-	н	•
SHT 3S	541		H	ı	1	Н	-		1	+	н	н	н	H	1	н	н	н	н	*	H	н			H H			н		1 н	+-	Н	-	н	-		-	н	\rightarrow	_	-+	¥.	-	-	н
SHT 3Q	550	_	н	н	н	+	-	Ť.	l	Н	н	ι	L	ι	н	H	L	ι		ī	L	н	_	-	н н	+	ı	н	_	н н		н	ı	н	L	ι	н	H	н	L	н	н	L I	н	Ľ
SHT 3Q	551	н	н	H	ι.	н	વ	L	Į,	Н	Н	u,	н		н	н	н	н	н	Ł	L	н	н	H	н н	Н	L	н	L	LH	L	Н	H	ı	н	-+			\rightarrow	_			니		E.
SHT 2L	560	-	H	н	L	Н		1	L	+-	1	Ŧ	н		1	н	Н	н	H	H	L	-	-		<u> </u>				—	L L	-	н	L	H	\rightarrow				\rightarrow	_	-	-	_	-	4
SHT 2L	561	-	H	1	Н	-	-	-	+-	-	-	1	н	L	41	H	L	L.	, L		L.	-			H F		1	н	-	H L	+-	Н	H	¥	Ħ	-		-			H L			-	н •
SHT IC	570	+	H	1	H	Н		4	L	-	H	1.	н	⊢	H	H	H	H L	H	Ł	Ľ	H	-+		H F		i	н	-	H H	-	Н	*	×	H	-			-+	-	-	-	\rightarrow	-	•
SHT 28	689	-	×	ī	Н	+-	-		1	Н	+	н	Н	-	н	н	L	ī		i	н	Н	- +	-+	н		1	Н	-	HIL	+	н	1	ж	н	-		-	\rightarrow	_		-	L	-	
SHT 2B	601	-	×	ī	н	+-			l	н	+	н	н		н	н	ī	н	ı	ı	н	н	н	-	нь	ı ı	Ĭ.	Н	L	+ L	L	ι	Ľ,	H	н	ī	н	н	н	L	L,	ı	Ļ	T	•
SHT 2AA	610	н	Ŧ	Ł	Н	Н	ı	.	L	Н	н	L	н		н	Ħ	ι	L	٤	1	L	Н	н	_	нь	-	1	Н	_	H L		н	ı.	¥	Ŧ	→	***	-	-		****			_	н
SHT 2AA	611	н	×	L	Н		+			Н	-	н	<u> </u>	_	Н	-	•	Ļ	1	L	L	н	-	_	н	-	-	Н	-	H 1.		-	1	H	Н				_	-	_	1100	_		* *
SHT 2Y	620	Н	_	H		-	-			_	_	H	H	-	H	н	-	L.	1	н	н	브	-+	-	H I	-	-	H		HE		+	H	Ξ×	H	_	_	-	\rightarrow	_				_	*
SHT 2Y	621	H	# 1	H	+	-	-	. <u>'</u>	7	+-	H	H	1.	-	н	H	Н	H	н	i	į	H		-	H 1	-	+	Н	-	H L	-	-	Н	×	н	-+		-	\rightarrow	_	-			_	¥
SHT 4A	631	н	_	_	-	_	-	-	_	-	-	Н	H	Ť	н	н	_	ī	ī	ī	ī	н			н		-		-	H +		-	-	н	-		н	_	_	н	H	L	н	L	23
· SHT 2T	649	_	_	-	_	_	_			H	н	ı	н	Г	Н	н	l	L	t	ı									L																
SHT 2T	641	-	_	-		н	-	1	-	-		ı	_	Г	н	-	-	L	-		L	н	н	н	н	1 L	L	Н		H F	Н	н	ı	н	Н	L	+	H	H	Н	쁴	H	빆		*
SHT 2W	658		_		_	_	_	4	_	-	H		-	-	+	+	-	-	-	+	++								L L																
SHT 2W	651					Н	_	+			H	-			H	H	_	_		1	-								L L																
SHT 2X	661	-			-	H	-	_	_	_	H	-	_	-	H			L			-	_	н						ı												Ť				
SHT 3C	678	_	_	_	_	Н	-	1	_	-	Н		•	·		-	_	_	-		l	н	н	н	н	1 &	1	Н	ı	н	Н	н	ι	٤,	Н	L									
SHT 3C	671			н	-	_	1	. 1	. ι	-	н		_		н	Н	н	L	H	Ł	L		-	- →	ΗΙ	1 1	н	L	ı	н	Н	Н	Ł	н	Н	ı	*	•			ı.	5	н	비	•
SHT 1E	700		·		- 2	_	_	_		_	Н		-	_	H		+	-	+	-	H	\rightarrow		н					ı																
SHT 1E	781	_	_	_	_	_	_			_	Н	********			Н	+	+			финии	L	_	L	_					i.									H			7			<u>H</u>	
SHT 25	719										H			\vdash	H	-	-	L	-		L	 	H	HI	н	1 1	1	Н	ı	H .	H	н	ì	H											
SHT 4B	720		_		_	_			_		Н	_	_	-	Н	-	+	-	-	ī	_		H	н	н	4 3	н	Н	н	н	(H	Н	ì.	н	н	L	Ŧ	н	н	н	H	X.	н	L	L.
SHT 4B	721	_	-	-		-		_	-	-	н	-	-	+-	н	-	•	+	+	L	í	L	ī	н	н	1 1	н	н	н	н	1 H	Н	Ł	н	Н	ī	н	н	L	н	н	H	Н	н	Ξ
SHT 1B	730	_	٠			-	-	_	_		Н	-	<u> </u>	+	н	-	+	1	+	+	-	-	н						н																
SHT 18	731									_	H	*****	_	-	H	_	-	+	+	1	+	H	н		н	H R	1	Н	н	H 1	1 1	H	H	14	H	쁴	H	H	쁘	Ļ	픠	4	-	r ,	H
SHT 2U	740		_		-	Н		_	_	_	H	-	-	-	H	+	_	١.	-	ᆣ	-		H	H	н	# E	+	H	L	- 1	11	H	14.3	1.	1	H		H	<u>"</u>	끍	H		뉴	H	H
SHT 2U	741 750	_			-	_	_	-	_	-	H	-		-	Н	-	-	+-	-	, L	-	_	H						1															l.	
SHT 1F	751	_	_	-		_	_		_	_	, n	•	_	_	1	-		+	i.	-	+-	Н							H																
SHT 4K	760	-	-	ī		_			_	_	H	-	-	-	Н	_	-	+	-	+	L	ī	++	н	н	н 3	12	Н	н	H	. Н	Н	L	H	Н	Ĺ	Ħ	н	L	L	r.	Ŧ	н	L	T.
	761	Н		т.	_	_	_	1	_		_		-	_	н	-	1	L	t	1	L	н	н	н	н	н	Ti	Н	н	HI	4 H	Н	1	H	Н	ı	н	H	н	1 L	14	H	н	н	35
SHT 4K	701	_::	_	_	1	Т.				Т,	1.	1	1	_	_	-	-	_		4	ı,								1.												H				

NOTE:
NORMALLY H, L WITH "N" DATA ROUTINE.
BLANK LOCATIONS = DON'T CARE STATES.
BOLD LETTERS = ACTIVE STATES.



>	,		•
(į	
()	
7			
ì	i	í	
3	į	į	
3			

reads "assign," e.g., DPLR--1 reads "DPLR assign minus one."

1D QUALIFIER

STATE 210

reads "or" (will occasionally read "plus," e.g., DCR+DRC+1).

reads "and."

reads "not," e.g., qualifier 1E reads: "yes, the counter is ready for data and DPLK is not equal to minus 33."

reads "blanks," e.g., QR-b reads "QR assign blanks."

reads "minus."

2

This state sets up the conditions prior to lamp test and the display of zeros. Lamp test is accomplished by the RESET and DISP CLK EN signals. The DPLK-DPLK-1 command clocks the DPLK counter. The DPLK output is then used as the display clock for the LED display. The RESET FRONT END command resets the scalers to zero.

STATE 001

RESET:

Lamp test is displayed when enabled by DRC+DRC+1. The reset circuit enables the DRC+1 command repeatedly so the Denominator Register Counter is circulated through all 16 locations of the Denominator RAM. This causes lamp test display for approximately 50 msec during reset.

The decimal point is also positioned out of the visual range of the display by DPFR—1. Plug-in data is inhibited by PI XMT BUS. The FLAG—H and DC—0 qualifiers are used later. PROC BUSY is inhibited until the end of the measurement phase.

The DIGIT COUNTER has just been set to 0, so command State 101 is selected.

1A QUALIFIER

STATE 101

This state sets the sign in the display to plus, continues to RESET FRONT END and inhibit PROC BUSY. Zeros are again loaded into the DR and also in the QR by DRC-DRC+16 and QRC-QRC+16. The decimal point is also shifted by the command DPLR-DPLR-1 for the serial output routine.

The SERIAL OUTPUT qualifier determines if the TALK ALWAYS switch is set or the serial output routine has oeen remotely programmed.

1B QUALIFIER

STATE 730

The command state resets the DPLK counter and digit counter. The DR and QR RAMs, which contain the data to be outputted, are shifted one RAM location by DRC-DRC+15 leading digits in the QR RAM. Digit counter is used by the programming option A12 to indicate the type of data to be outputted. See Table 4-2 A12 ROM sequence. After execution of this state, the DR and QR counters address the MSD in the RAM. The PROC BUSY is inhibited during the output routine.

This state continues to RESET FRONT END and inhibit PROC BUSY.

The INIT PROC qualifier remains false (N) until completion of the next measurement phase. Upon completion of TIME and EVENTS loaded into the scalers, the last measurement is displayed at State 571.

1C QUALIFIER

STATE 571

STATE 731

This state reads the DR contents to the display with commands DR-DR, DRC-DRC+1. If the display time is 12 µsec or more, the DRC will go through 11 states for a positive display of 11 digits, 12 states for a negative display of 11 digits and the - polarity sign. The display clock is generated by command DPLK-DPLK-1. The PI XMT BUS command inhibits PI DATA while DR data is read to the display. PROC BUSY is also inhibited until measurement phase is completed.

This state signifies the beginning of the process cycle. The DRC, DC, and DPLK counters are reset at this state.

STATE 570

 The COMPUTER DUMP+PI DUMP qualifier remains false unless activated by the remote programming unit or the plug-in unit. This state loads the TIME and EVENT counts into the NR and
DR, respectively. The EVENT counts are transmitted through the DR to the plug-in unit. The number of digits (α) transferred out of
the TIME AND EVENT scalers is 16 (α = 16) for COMPUTER DUMP operation. For PI DUMP operation α is a variable from 1
to 16 ($\alpha=1$ - 16). Refer to "Theory of Operation" in applicable manual for plug-in unit.

This command state enables the DR contents to be read to the plug-in when requested and also loads the time count from the A11 time scaler into the NR. The asterisk is also turned off. The following commands provide these operations.

STATE 211

DR-DR
DRC-DRC+16 Rotate the contents of the DR onto the bus.

PI CLK EN Enables 16 register clock pulses to the PI

NR-TC | Control the writing of the time count into NRC-NRC+16 | the NR.

for data loading

QR-b QR-bQRC-QRC+16 Loads blank (b) into the WR.

PI XMT BUS Inhibits plug-in data from being placed on the bus.

FLAG-L This is a qualifier director used for the plugin data routine.

*-OFF Turns off the asterisk in the display block.

The PI DUMP qualifier is determined by the plug-in unit when

1D1 QUALIFIER

8

STATE

PI DUMP data is requested, otherwise the qualifier is false and COMPUTER DUMP data is assumed.

STATE 331

This state transfers TIME counts from NR through DR to the plug-in. The numbers of digits transferred (α) is determined by PI DUMP. See "Theory of Operation" in plug-in manual for added details. PI CLK EN provides clock pulses to the plug-in unit for data loading, RES FRONT END resets all scalers, and PI XMT BUS enables data input to the plug-in unit.

Blanks are loaded into the WR by QR-b and QRC-QRC+16 commands to blank the display when COMPUTER DUMP is requested. The EXT OUT EN signal to A12 enables data outputting on the general purpose interface bus (HP-IB).

This qualifier is true unconditionally and selects state 320

1D₂ QUALIFIER

STATE 301

STATE 320

STATE 321

Scalers in A11 reset by RES FRONT END command while PROC BUSY signals processing cycle is complete. Decimal point is set out of visual range for next display cycle by DPLR—1 command.

This state occurs only if a qualifier malfunction occurs. State 321 is programmed identical to state 320 so counter operation is not affected.

The READY FOR DATA • <u>DPLK=-33</u> qualifier performs two main functions.

1E QUALIFIER

1. It causes the process to go into a wait loop (State 700 and State 750) until the READY for DATA (RFD) signal is received from the output recording device.

2. Causes the output to be terminated after all 32 characters have been outputted.

The EXT OUT EN signal is used to enable placing data on the general purpose interface bus. RES FRONT END resets the A11 scalers.

STATE 700

STATE

The DPLK=-33 qualifier determines when all the characters have been outputted from the DR and NR RAMs. It is initialized to minus one at State 570 and each time a character is outputted, State 701 decrements the counter.

1F QUALIFIER

STATE 750 This state inhibits the plug-in from placing any data on A13A(7, 5, 6, and 6) bidirectional bus. The EXT OUT EN signal is used to enable placing data on the general purpose interface bus.

This state loads blanks into the DR for the display, sets the decimal point out of visual range by DPLR—1, resets front end for next measurement, and disables the processor. The sign is also set to + for the display. This completes the computer dump routine.

STATE 751

The DATA ACCEPTED is a qualifier which originates from the recording device via the A12 assembly. If the data has not been accepted by the output device, State 330 is selected.

1G QUALIFIER

8

STATE

This state is a wait state which enables the data to be held on the output lines until the data is received by the recording device. PI XMT BUS is held inactive, thereby inhibiting PI DATA. EXT OUT EN allows the data to be held on the general purpose interface bus.

Once the data is accepted, the next character can now be readied for outputting. This is done by shifting the DR and NR RAMs by one place (DR-NR, DRC-DRC+1 and NR-NR, NRC+\(\times\). The EXT OUT EN remains enabled, however, the FLAG-L causes the DAC line on A12 to go High which indicates the data on the bus is no longer valid. PI XMT BUS remains inactive, inhibiting PI DATA.

Figure 5-9 SIMPLIFIED PROCESSOR FLOWCHART

See Page 5-31)

- 1H QUALIFIER The PI DATA or BREAKPOINT 6 qualifier checks for PI DATA or the service switch setting A14S1-6. The 5354A uses this qualifier when sending its band frequency to the 5345A.
 - STATE 150 This state sets the sign to "+" and loads PI DATA to the DR RAM. The PI decimal point is also transferred to the DPLK counter. The PI XMT BUS enables the PI to transmit its data onto the A13 bidirectional data bus.
 - STATE 151 This state sets the sign to "+" and loads the time count from the NR to the DR in preparation for State 360. All data transferred to the display must be done via the DR RAM. The flag is also set High for future qualifiers 2C, 2D, and 2E.
- 1J QUALIFIER The BREAKPOINT 1 qualifier is generally used when servicing the 5345A. When it is enabled by switching A14S1-1, the contents of the NR is displayed via the DR RAM.
 - STATE 360 This state reads data from the DR RAM (time count) and into the display. The DPLK counter generates the DISP CLK. The DISP CLK EN enables the display and also causes the DRC on A13 to select a count 11 mode. DPLR is decremented, so its correct operation can be verified easily. This state also inhibits any PI DATA. The QR is also rotated with the DR RAM; however, this is done for purposes of servicing only.
 - STATE 361 This state reinitializes the DPLK, DPLR, QMC, and DRC counters. This is normally done after display states.
- 1K QUALIFIER


 The DPLR=DPLK qualifier essentially causes the contents of the DPLK counter to be loaded into the DPLR. The DPLR counter increments at State 231 until it equals the DPLK count. The flag must be low at this state to enable the comparison (see A14 Theory). The flag was set low at prior State 211.
 - STATE 231 This state causes DPLR to increment, so it can be equated with DPLK at the 1K qualifier.
 - STATE 230 This state resets DPLK; this can be done now because the contents were equated at the DPLK=DPLR qualifier. QMC is also reset for future use, and DPLR is decremented in the event "N" data is selected. "N" data causes the divide routine to be selected; where the result of the routine is accumulated in the QMC, therefore, the decimal point must be offset by one.
- 1L QUALIFIER

 The N DATA BREAKPOINT 4 (QMC=0) qualifier is active when N data is available from the PI. Many of the 5245 plug-ins send N data to the 5345A. Breakpoint 4 is a switch used to inhibit N data. This can be helpful when troubleshooting a mainframe that includes a plug-in with N data available.
 - STATE 171 With no N DATA, State 171 recovers the previous decimal point shift at State 230 with command DPLR←DPLR+1. The digit counter is incremented by DC←DC+1 in case the K DATA routine is selected. DC cannot be set to zero for K DATA.

NOTE

PI and K DATA must be in Giga or Nano units from the plugs-in.

STATE 170 This state sets the processor to divide PI DATA by N DATA. The previously loaded PI DATA is transferred from the DR RAM to the NR RAM by commands NR-DR, NRC-NRC+16, DRC-DRC+16. N DATA can now be loaded from the plug-in via the bi-directional bus to the A13 DR RAM. This is done with command DR-PI, PI CLK EN, and PI XMT BUS. The FLAG-H is used as a qualifier director to ensure State 2E (451) will be selected.



5-33

2A QUALIFIER

The DPLK=-17 qualifier is a routine consisting of commands and qualifiers 2A, 2B, and 2C. The commands and qualifiers in the loop are used to determine the number of significant digits desired in the algorithm. This loop looks at time data in the NR, beginning with the most significant digit, to determine the first nonzero digit. The NR is rotated until a nonzero is detected; then, the remaining digits in the RAM are counted.

STATE 441

This state resets QMC. This must be done because the 2A, 2B, and 2C routine could leave the counter at any value.

STATE 440

This state rotates the time data in the NR by one position with NR-NR and NRC-NRC+15 commands. DPLK is used as a loop counter and is decremented by DPLK-DPLK-1 each time it passes this state. The counter will be decremented until all 16 digits have been rotated through the RAM. The QR is also rotated by one position to allow loading of the next digit at State 2B(601) by QRC-QRC+15. This is required when the processor again enters this loop after the arithmetic routines. It maintains the alignment of the result and ensures that blanks remain in leading locations of QR. This must be done because QR is used as the working RAM during the format routine.

2B QUALIFIER

The NR=0 • QMC=0 qualifier compares the NR MSD character with QMC. As long as they are both zero, State 600 is selected. When the first nonzero digit appears in the NR, a "noncompare" occurs and State 601 is selected.

STATE 600

This state causes the DPLK=-17 qualifier to be selected. The processor will continue to select State 440 and 600, rotating the NR and QR and decrementing DPLK until NR=0 is not zero at qualifier 2B.

STATE 601

This state loads the contents of the NR into the QR. Because the QR contents were all blanks prior to this state, the MSD zero digits in the NR will result as blank digits in the QR. The operation is not required when entering the 2A, 2B, and 2C loop from State 1J(361) or 1L(170). It is required, however, after the arithmetic routines when entering from State 3R(541) in preparation for the formatting routine.

2C QUALIFIER

This qualifier is required to maintain the accuracy specification in MIN gate time when entering the qualifier from 1J(361) or 1L(170). MIN gate is the only gate position where this is required. During this first time through, State 400 is selected if the leading MSD is a 5 or greater. It it is less than 5, State 401 will be selected and the leading digit will not be counted. Events, Ratio, Start or Stop, and MIN always cause State 400 to be selected. The QMC=0 ensures that for the remaining times through this loop State 2C(400) will be selected instead of 2C(401). $\overline{FLAG-H}$ causes State 2C(400) to always be selected when entering the 2A, 2B, and 2C loop from State 3R(541) instead of 1J(361) or 1L(170).

STATE 401

This state ensures two actions:

- 1. That State 601 will be selected for the remaining times through the loop, instead of State 600. This ensures that any remaining zero digits in the NR will be counted.
- 2. Causes the QMC=0 to be true, thereby always forcing State 400 to be selected during the remaining times through the loop. This causes Digit Counter to count the remaining digits at State 2C(400).

STATE 400 If the 2C qualifier caused this state to be selected on the first pass through the loop, then QMC-QMC+1 performs the same action it did at State 401. DC-DC+1 is incremented and loaded into Digit Storage by DS-DC each time this state is encountered. This causes the digits in the NR to be counted by DC and stored in DS.

2D QUALIFIER

This qualifier is also used to maintain the accuracy specification, as was qualifier 2C. When the 2D qualifier conditions are met, the result in the divide routine calculates one extra quotient digit. It does this because DS is incremented at State 220. The FLAG=H in this qualifier is true the first time this state is encountered because of State 1J(361). It will be false after the 2A, 2B, and 2C routine is encountered the second time from State 3R(541). In this case, it was set low after the divide routine at State 3G(121). This causes State 220 to be bypassed. The accuracy specification is checked only when the state is encountered for the first time.

STATE 220 Increments DC by one and places this into DS. This causes the quotient result in the divide routine to calculate one more digit when in MIN gate.

STATE 221 Causes State 220 to be bypassed.



Figure 5-10 PROCESSOR FLOWCHART, SHEET 1

(See Page 5-33)

2E QUALIFIER

The first time this qualifier is encountered from 2A, 2B, and 2C, the flag will be high from 1L(170) or 1J(361); therefore, State 451 will be selected. The second time through this loop from 2A, 2B, and 2C, the flag is low and DPLK=-17 is false, so State 450 is selected. The DPLK=-17 is active when entering this state from sheet 3K after the result has been multiplied by "N". This was done in routine 3A through 3G. Selection of State 451 causes the divide routine to be repeated.

- STATE 450 The DPLK counter is reset at this state.
- STATE 451 Because the contents of DC are now stored in DS for divide routine, the counter is reset by command DC-∅.
- 2F QUALIFIER This qualifier checks for PI DATA or BREAKPOINT 6. BREAKPOINT 6 is a service switch, located on A14S1-5, which enables State 050 to be selected.
 - STATE 050 This state is selected for the division of PI DATA by "N". The QR is loaded with zeros in preparation for the divide routines 3C through 3F.
 - STATE 051 Time count from the scalers is loaded into the NR and also rotates into the DR. This is in preparation for doubling the time count to place reading in terms of Giga or Nano units.
- **2G QUALIFIER** This qualifier determines if the time count must be doubled. It is not doubled for C Channel Events + Ratio + Start + Stop.
 - STATE 421 When the time count is not doubled, the event count is loaded into the DR. DR-EC and DRC-DRC+16 perform this operation.
 - STATE 420 The NR and DR RAMs are rotated and the contents are added, thereby yielding the result of twice the time count. NR-NR+DR and DRC-DRC+16 and NRC-NRC+16 perform this. As the DR RAM is rotated, the event count is loaded into it.
- 2H QUALIFIER This qualifier determines if the NR and DR contents must be rotated to yield the reciprocal. This operation must be done for a frequency measurement.
 - STATE 530 Rotates the NR and DR contents to enable calculation for frequency measurement.
 - STATE 531 No change in NR and DR contents is required. Causes qualifier 2J to be selected.
- 2K QUALIFIER State 200 is selected when the counter's function is START or STOP.
 - STATE 200 This state sets the DC to one and also increments DPLR by one. DC is used as a qualifier director at State 000 (3P). It must not equal zero when going through this state. The decimal point for start or stop must be right justified in the display. The DPLR value prior to 2K was equal to -1; so by incrementing DPLR by one, it will now be equal to zero. This positions the decimal point to the extreme right in the display.
 - STATE 201 This state causes qualifier 3A to be selected.

2L QUALIFIER

Some plug-ins have the capability of storing the old, or previously displayed data. When the plug-in requests a transfer of the old displayed data, the data is transferred from a plug-in RAM. When this occurs, State 560 is selected.

STATE 560

This state loads the old display contents into the DR RAM. This is done by DR-PIS, DRC-DRC+16, PI CLK EN, and by enabling the PI XMT BUS line. The decimal point data is transferred to the DPLK counter by DPLK-DPLK_PI. DPLR is reset in preparation for State 2M. Any data that was stored by the PI is assumed to be "+", so the sign is assigned "+". The plug-in can make data "-" by activating PI INV SIGN. The RES FRONT END command is provided in preparation for the next measurement.

STATE 561 The FLAG-H command is required for the Auto/Manual routine (2P through 2AA).

2M QUALIFIER

This qualifier looks for equality between DPLK and DPLR. When this occurs, their contents are the same. This means that, in effect, the contents of DPLK was loaded into DPLR.

STATE 241 When DPLK does not equal DPLR, the DPLR counter is incremented by 1 (DPLR-DPLR+1) and then rechecked for equality. This continues until they equal.

STATE 240 When equality occurs in the qualifier (2M), the DPLK counter is reset (DPLK--1). This can be done because the DPLR counter now contains the same count as DPLK. The PROC BUSY line is disabled, so a new measurement cycle can occur. RES FRONT END also occurs in preparation for the new measurement cycle.

2N QUALIFIER

Qualifier 2N checks if the DC equals zero. It will be zero if during the previous 2A, 2B, and 2C routine the NR contained all zeros. When this occurs, the Auto/Manual routine (2P through 2AA) is bypassed and the processor goes into the display routine to display or output zeros. Normally, the DC has something other than zero, so State 510(2P) is selected.

STATE 510 This state selects the Auto/Manual routine (2P).

STATE 511 The DPLR counter is set to -1, which sets the decimal point out of the viewable range of the display. RES FRONT END is done in preparation for a new measurement cycle.

2P QUALIFIER

This qualifier determines if the front panel DISPLAY POSITION is set to AUTO or the DISPLAY POSITION has been set to a manual position for the first time (AUTO SC • LOCAL MUL) and RESET has been pressed.

STATE 501 This state selects the local multiplier qualifier (2Q).

STATE 500 This state selects the DS<3 qualifier (2R).

2Q QUALIFIER

This qualifier determines if the multiplier is local or if it is programmed remotely. If it is being programmed remotely, then State 411 is selected and the remote multiplier is loaded into MS. If the multiplier is local, then MS contains what was loaded at State 710(2S) during the last AUTO processing cycle.

STATE 410 This state selects qualifier 2T.

STATE 411 This state loads the remote multiplier into MS.

2R QUALIFIER

DS<3 digit qualifier is required when less than three digits are displayed; for example, MIN and CHECK display .1 GHz. In this case, the display remains unchanged. It does not shift the decimal point or change the multiplier and display to 1XX. MHz (XX equaling factitious zeros). To maintain the current decimal point location and multiplier when there is less than three digits, DC is incremented and stored in DS until the count equals three. It does this in the 271(2R) State. In the case of MIN and CHECK, qualifier 2S performs the DPLR(+1)-DS(+3) function. This qualifier is then satisfied because the difference between DPLR and DS is now -2. This causes State 710 to be selected.

STATE 271 This state increments Digit Counter and stores its contents into Digit Storage until the Digit Storage equals three.

STATE 270 The comparing of DPLR and DS at qualifier 2S requires that the DPLR data be placed on the bidirectional bus. This state, therefore, inhibits any plug-in data from the bus.

2S QUALIFIER

This qualifier performs the comparison to determine if the result of the subtraction (DPLR-DS) is between -1 and -3. For example, assume a frequency measurement of the internal check signal is on 1 sec gate time mode. After the division routine at 3C through 3F, a reading of .100000000 GHz results. The AUTO decimal point position will cause a reading with the decimal point realigned to display 100.000000 MHz. This is accomplished as follows:

With .100000000 GHz, DPLR equals +9

With 1 sec gate time, there will be nine digits, so DS=+9. The qualifier compares DPLR with DS; the result is zero, so the -1 to -3 criterion is not met. State 711 is therefore selected. The next requirement is to shift the decimal point in increments of three and check for the -1 to -3 criterion each time. In frequency this causes the multiplier to shift from GHz to MHz to kHz, etc. This operation begins at State 711.

QMC is used to store the multiplier. It will count from 0 to 6, with each number representing a different mutliplier. If QMC reaches 6, it is necessary to ensure it is not incremented any further; therefore, the QMC=6 part of the qualifier causes the 2P, 2R, 2S, 2U, and 2V loop to be exited at State 710(2S). Another instance when this occurs is when a plug-in enables the processor to measure in the pico sec range. This case would cause nano sec to be selected; however, the criterion of DPLR and DS between -1 and -3 is not met. This would attempt to cause micro seconds to be selected and would only worsen the situation. The solution is to retain the nano multiplier. This is done by the qualifier DPLR-DS= + and nano. As an example, for .00XXXX nano sec., DPLR would be 6 and DS-4. The difference provides a + with nano, so the qualifier is now satisfied. State 710 will now be selected, and the nano multiplier and the decimal point position remain unchanged. A zero difference between DPLR and DS will also yield a + result. Another case occurs with an excessively large number in start or stop, such as 999 GHz. This case is covered by the qualifier Start + Stop • DS>12. 999 GHz would be 12 digits, again forcing the processor to 710 leaving the decimal point and annunciator unchanged. The last case occurs with large numbers caused by the Plug-in's multiply-by-N routine. This could cause DPLR to end up in the minus region. When this occurs, the processor again must leave the multiplier and decimal point unchanged. This is provided by the qualifier nano • DPLR+.

- STATE 710 This state loads the annunciator code from the QMC into the multiplier storage (MS).
- STATE 711 This state selects the qualifier 2U.

2T QUALIFIER

When entering from 2Q, this qualifier determines if the remote programmed or internal multiplier (MS) is equal to QMC. If not, State 641 will be selected. States 2U and 2V will change QMC and the decimal point until QMC equals MS. When this occurs, the correct multiplier has been selected and State 640 is selected. When entering from 710(2S) or 660(2X), State 640 is always selected.

- STATE 641 Causes qualifier 2U to be selected.
- STATE 640 This state moves the contents of the QR one location, so the most significant character (digit or blank) is in position for the next qualifier, 2W.

2U QUALIFIER

The DPLK counter ensures that qualifier and States 2V are entered three times. DPLK is set to -1 prior to this state.

- STATE 740 This state resets DPLK, since States 2V have been entered three times. QMC is also incremented, which represents the multiplier change.
- STATE 741 This state causes the DPLK counter to be clocked, decrementing its value by one. This will continue each time this state is encountered until DPLK=-4.

2V QUALIFIER The nano qualifier determines if the measurement is Nano or Giga.

- STATE 770 When State 770 is selected, the measurement unit was Giga. The multiplier change requires the decimal point be shifted three places to the display's right. Each shift is accomplished with DPLR-DPLR-1.
- STATE 771 When State 771 is selected, the measurement unit was nano. The multiplier change requires the decimal point be shifted three places to the display's left due to 2U and 2V. Each shift is accomplished with DPLR-DPLR+1.

2W QUALIFIER

This qualifier is the start of the 2W, 2X, and 2T loop, which is used to position the QR content to its most significant locations. The loop checks the decimal point location. When the decimal point is in the positive region, blanks are loaded in the LSD locations of the QR until there are no MSD blanks. When the decimal point is in the negative region, the QR is rotated one location, and the LSD position is loaded with a factitious zero at 640(2T). This qualifier continues to enter the 2W, 2X, and 2T loop, until the decimal point becomes positive and MSD location of the QR is not a blank.

- STATE 650 This state resets digit counter (DC-0). This is required for future State 2AA. The RES FRONT END is activated in preparation for the next measurement. The QR is also repositioned one location. This was required because of previous State 2T(640). The one location change enables the least significant character of QR to be addressed for qualifier 2V
- STATE 651 This state selects the 2X qualifier.
- 2X QUALIFIER This qualifier determines if the decimal point counter is in the positive or negative region. State 660 is selected when it is plus.
 - STATE 660 The blank at the QR location is preserved here with QR-b; this character will be in the least significant location after execution of 640(2T). When the contents are rotated at State 2T(640), the decimal point must also be moved. This is done at this state with DPLR-DPLR+1.
 - STATE 661 Because the decimal point is in the negative region, factitious zeros must be loaded into the least significant location of the QR RAM (QR-0). Because factitious zeros are loaded into the QR, the command *-ON enables the asterisk to be turned on. The QR contents were rotated at State 2T(640), so the decimal point must also remain aligned. This state performs this by incrementing the decimal point code (DPLR-DPLR+1).

2Y QUALIFIER

This qualifier determines if the DISPLAY POSITION switch is in the AUTO or manual position; and if in manual, it checks the decimal point position relative to the manual DISPLAY POSITION switch setting. If the decimal point is not equal to the selected display position code, alignment is necessary, so State 621 is selected. Alignment is accomplished by shifting the result and decimal point position right or left until the decimal point code matches the display position code. If AUTO is selected, the result (QR) and decimal point are shifted right until no blanks are located in the right most location. State 621 is also selected for this.

- STATE 621 This state changes the QRC code to address the most significant character in the QR. This is necessary in case State 2Z(261) is selected where blanks will be placed in the MSD position.
- STATE 620 State 2Y(620) occurs under the two following conditions:
 - 1. In Manual display, alignment is attained.
 - 2. In Auto, the most right-justified digit is no longer a blank.

State 2Y(620) now loads the formatted result into the DR RAM in preparation for the display. The status of the asterisk is determined at this time. DS is loaded with the DC. The asterisk is displayed only if DS is less than five or if an *-ON command occurred. The RES FRONT END and disabling PROC BUSY is in preparation for the next measurement.

2Z QUALIFIER

This qualifier determines if the AUTO or manual front panel display has been selected. If the DISPLAY POSITION switch is in manual, it checks if the decimal point position is greater than or equal to the value of the switch setting. If it is not, the MSD of the QR must be loaded with a blank code. The blank is loaded at State 261.

- STATE 261 This state completes the "shift the result to the left" operation that was started at 621(2Y). The QR location, which now represents the least significant character of the display, is blanked and decimal point is shifted left one position. Execution of 261 means that an overflow occurs and the asterisk will be displayed, due to DC set to zero at State 650(2W). RES FRONT END is activated in preparation for the next measurement.
- This state positions the QRC to address the LSD of the QR RAM (QR-QR and STATE 260 QRC-QRC+1) by cancelling 621(2Y). The decimal point is decremented in anticipation of a shift result (QR) right at 2BB.

2AA QUALIFIER This qualifier examines the LSD of the QR to determine if it is a blank. The QR will be shifted right one location at States 2BB. If the QR location (which will become the most significant character after 2BB) is a blank, DC will count it as a valid right shift (no underflow). If the QR location has a digit, then an underflow will occur (LSD(s)) will be lost. DC is reset to zero, so the asterisk will be displayed. At least five valid shifts are required to prevent an overflow condition. Less than five shifts will also display the asterisk (see A15 Theory).

- This state increments DC by one each time the 2AA qualifier encounters a blank in the STATE 610 LSD position.
- This state resets digit counter if a blank is not encountered at State 2AA. The state may STATE 611 be encountered only when the DISPLAY POSITION switch is set to manual.


2BB QUALIFIER

Qualifier 2BB determines if the decimal point is away from the MSD in the result. If it is, then zeros must be inserted between the digits and the decimal point. When all the zeros have been inserted or if none were needed to begin with and further shift rights are required, blanks are inserted to cancel any possible underflowed digits.

Example: .000DDDDDDDD, 11 digit display with zeros. If the decimal point is less than 16, blanks are loaded in MSD locations.

Example: BBD.DDDDDDDDD, the two MSDs are blank.

- STATE 011 This state places blank codes in the LSD position of the QR RAM. QRC-QRC+1 positions the blank to the MSD position. RES FRONT END is used in preparation for the next
- STATE 010 This state places zeros in the LSD position of the QR RAM. QRC-QRC+1 positions the blank to the MSD position. RES FRONT END is used in preparation for the next measurement.



3A QUALIFIER

in. Many of the 5245 plug-ins supply "N". The operation that will be performed is the result times "N". The multiplitime through the divide routine (3C through 3F) the NR is BREAKPOINT 4 of this This qualifier is active if there is an "N" value from the Plugcation is performed by dividing the DR by "N" on the first time through the divide routine (3C through 3F). The second qualifier will cause the 3A and 3B "N" routine to be bypassed even when there is "N" data. This is helpful when troubleshooting. QMC=0 is true the first time this divided by the first quotient. qualifier is encountered. troubleshooting.

This ensures that the 3A qualifier will be false after State 3B(021) is selected This command increments QMC to one. This causes State 3A(071) selection. STATE 070

This state resets QMC and loads zeros into the QR. The QR must contain zeros prior to the divide routine (3C through 3F), since it will be used to store the quotient. QMC was reset in case the "N" data routine was selected. Its value would have been set to one at State 3A(070). STATE 071

3B QUALIFIER

With "N" data, this qualifier is addressed twice, once for each division. The first time the flag will be high from State 1H(151) and State 021 will be executed. State 021 will set the flag low which causes 020 to be addressed the second time.

This state is selected in preparation of entering the divide routine (3C through 3F) for the first time. It loads the DR contents into the NR and the "N" data from the plug-in into the DR. The plug-in data transfer requires PI CLK EN and PI XMT BUS enable signals. The flag is set low for 'reversed" decimal point shifts during the first division and selection of State 3G(120). State 120 will cause the divide routine to be selected a second time. STATE 021

The flag is cted. The flag This state is selected prior to the second time through the divide routine. This state transfers the result of first divide routine (DR/"N") from the QR into the DR. The next time effectively multiplies a result times "N". The flag is assigned High to ensure State 3G(121) is selected. The flag set high also causes normal decimal point shifts during the through the divide routine this result will be divided into the These two divisions result in NR/(DR/"N"). second division. STATE 020

3C QUALIFIER

division is performed in the divide routine by a series of subtractions. The subtractions are accumulated in the quotient occurs, QMC is incremented by one. If the NR is 10 times multiplier counter (A13). Each time a successful subtraction than the DR, the quotient multiplier counter will This qualifier is the beginning of the divide routine. reach 10. When this occurs State 3C(670) is selected.

This state effectively performs the division. This is done by subtracting the DR contents from the NR (NR-NR-DR). The DR contents remain the same and the result of the subtraction is placed into the NR. STATE 671

QMC equaling 10 at qualifier 3C indicated that the NR is 10 times greater than the DR. This command state decrements the DPLR counter to indicate this is the case. The DR is has been successfully subtracted from the NR once. There multiplied by 10 with a shift left. The new value of the DR be initialized to one. This is accomplished by setting QMC fore, before starting the next set of subtractions QMC must STATE 670

to zero and providing the "ADD" command to force State 3D(031) to be selected, thereby incrementing QMC to one. When this state is encountered during the first division of the "N" data routine, the DPLR counter will be incremented. This occurs because State 3B(021) set the flag Low.

3D QUALIFIER

cessful subtraction occurred, the result yields a plus and QMC is incremented at State 031. This operation continues 3C(671) was positive. This is indicated by the plus qualifier from the adder/subtractor on the A13 assembly. If a sucuntil a negative sign from the A13 adder/subtractor occurs. This indicates an unsuccessful subtraction, and State 030 is This qualifier determines if the result of the subtraction at selected

the decimal point remains properly aligned with the data shift. The decimal point shift with "N" data will be decremented (DPLR-DPLR-1). This state also recovers the contents that were contained in the NR prior to the last unsuccessful subtraction. This is done by adding the unsuccessful result in the NR with the DR content. This yields the prior for this operation are NR-NR+DR, NRC-NRC+16, DR-DR, and DRC-DRC+16. The MSD is now in the QR. Recovering and restoring the NR and DR are done in preparation of This state loads the subtraction result from QMC into the QR. This requires DPLR to be incremented (DPLR-DPLR+1), so NR contents which are restored to the NR. Commands used calculating the remaining digits. STATE 030

This state increments the QMC each time a successful subtraction occurs at State 3C(671). It also increments QMC when a forced add from State 3C(670) occurs. STATE 031

3E QUALIFIER

This qualifier will cause State 311 to be bypassed until the first quotient digit has been calculated in the QMC. State 310 occurs as long as the NR magnitude is smaller than the DR.

This state causes qualifier 3F to be selected. STATE 310

This will continue each time this state is encountered until all significant digits have been calculated. QMC is reset in This state increments DC each time a digit is calculated. preparation of calculating the next significant digit. STATE 311

3F QUALIFIER

the number of digits in the result to resolve. When all the digits have been resolved, State 461 will be selected. The (DISP STOR + FLAG=H) \bullet DC=14 is used with some plug-in routines. When the flag is Low, as it will be when "N" data This DC=DS • DISP STOR + FLAG=H part of the qualifier is used by the divide routine in determining if all significant digits have been calculated. State 460 is selected each time culated. The DISP STOR • DC=14 portion of the qualifier performs essentially the same operation as the FLAG=H part there is another significant digit to calculate. DS determines from the plug-in occurs, the intermediate result will be calculated to 14 digits. This is accomplished by this qualifier so no truncation error will occur when the final result is calcould be done again when calculating the intermediate and is used when the plug-in enables DISP STOR. portion of the result

This state positions the NR and QR contents one place to the left. The QR is shifted left in anticipation of the next quotient digit to be loaded at State 3D(030). The NR is shifted left to multiply it by 10 so the next quotient digit can be calculated. STATE 460

This state reinitializes digit counter, DRC, and DPLK by resetting them. This is required for future states. STATE 461

3G QUALIFIER

This qualifier determines if a second division is required. When it is required, State 120 is selected. Without "N" data, A second division occurs with a plug-in which supplies "N" data. State 121 will always be selected.

This state reloads time count into the NR and adjusts the decimal point position by incrementing DPLR. This state is required in anticipation of the second division where the NR will have measurement data and the DR, the quotient of the first division. STATE 120

This state loads the result of the division routine from the QR to the DR. The flag is set Low for qualifier 3J and 3L. The digit counter is set to one for qualifiers 3F and 3P. STATE 121

3H QUALIFIER

or subtracted from "K" data. State 521 can be selected only when there is a plug-in that can supply "K" data. BREAK-POINT 5, which is located on A14, can inhibit the "K" data This qualifier determines if the division result is to be added routine even when the plug-in requests it.

This state loads the DR contents into the NR. This is done in preparation for future States 2A, 2B, and 2C. These states use the NR as the working RAM. Digit counter is also reset for the 2A, 2B, and 2C loop STATE 520

When the 3H qualifier has been entered from 1F, this state loads Pl DATA from the DR into the NR. When the 3H qualifier has been entered from 121(3G) the division result in the DR is loaded into the NR. In either case, "K" data is loaded into the DR. This state also transfers the decimal point PI CLK EN signal enables the transfer of data from the plugin to the DR RAM. The RES FRONT END command resets the time and event scalers. The scalers will now be a source code for "K" data from the plug-in to the DPLK counter. of zeros for "K" data States 250 and 251(3J). PI XMT BUS enables the plug-in on the bidirectional bus. STATE 521




Sheet

PROCESSOR FLOWCHART, SHEET 2 Figure 5-11

(See Page 5-39)

- 3J QUALIFIER This qualifier determines whether DPLR is greater or smaller than DPLK. The possibility of DPLR equaling DPLK was eliminated by qualifier 3L.
 - STATE 251 This state decrements DPLR while shifting the result to the right. This causes the result's LSD to shift into the MSD position. The scaler, which contains zeros, now loads a zero in the MSD position. This action will continue until the decimal points are aligned.
 - STATE 250 This state decrements DPLK while shifting "K" data to the right. This causes the "K" data LSD to shift into the MSD position. The scalers, which contain zeros, now load a zero into the MSD position. This action will continue to occur until the decimal points are aligned.
- **3K QUALIFIER** When entering this qualifier, digit counts should never be zero. This causes State 100 to be selected which selects qualifier 3L.
 - STATE 100 This state provides a delay from State 3J to qualifier 3L.
- This qualifier is selected when the START or STOP function is selected or when a plug-in supplies "K" data. For K data the DPLR=DPLK portion of the qualifier is active. The DPLR and DPLK counters, which contain decimal point codes for the result and "K" data, must be aligned prior to the addition or subtraction to "K" data. When the decimal point codes are not equal, State 470 is selected. The 3J and 3K states are selected until alignment is attained. When alignment occurs, State 471 is selected. The addition or subtraction will be performed in the START or STOP routine (3L, 3M, 3N, and 3P). When the START or STOP FUNCTION is selected, the (START + STOP) PI DATA + BREAKPOINT 6 part of the qualifier is used. In this case, only State 471 will be selected.
 - STATE 470 This state causes the 3J qualifier to be selected.
 - STATE 471 This state exchanges the contents of the NR and DR RAMs. In START + STOP this places A channel into the NR and B channel into the DR. With "K" data it places the result in the NR and "K" data in the DR. This is done in preparation for the A-B or A+B operation, in both cases at States 430(3M) and 431(3M) respectively. The flag is set Low for future State 550(3Q) and qualifier 2C. This causes the DPLR counter at State 550 to count up (+); and, at qualifier 2C, it always causes State 400(2C) to be selected. PI XMT BUS is also enabled. This is required so that the plug-in can transmit the sign status on the SIGN- line used in qualifier 3M. SIGN- determines whether the result is added or subtracted from "K".
- This is a three part qualifier. The first portion of the qualifier is PI SIGN "-". This part is active when a result is added or subtracted to "K" data. If the sign is minus, the result will be subtracted from "K" data in State 430(3M); otherwise, it will be added at State 431(3M). The second part of the qualifier is PI CHECK. This is used when in START + STOP and input control is in CHECK position. In this case, A+B is always performed, regardless of the switch setting of the ACCUM MODE START/STOP switch. This causes selection of State 431(3M). The third and final portion of the qualifier is PI A-B SW. When in START + STOP and not plug-in and the A-B switch is not in A-B position, the A+B State 431 is selected. When the ACCUM MODE START/STOP switch is set to A-B, State 430 is selected.
 - STATE 430 This state subtracts the contents of the DR from the contents of the NR and places the result in the NR. The DR maintains its original contents prior to the subtraction A-B or "K" data minus result.
 - STATE 431 This state adds the contents of the NR to the contents of the DR and places the result in the NR. A+B or result + "K" data is performed in this state.
- This qualifier checks the result of the NR+DR or NR-DR operations. When NR+DR was performed at State 431(3M), the qualifier always selects State 131 because the result will always equal plus. When NR-DR is performed at State 430(3M) a position or negative result will occur. When the NR was larger than the DR, a positive result occurs and State 131 is always selected. When the NR is smaller than the DR a negative result occurs. In this case, State 130(3N) is selected where it adds the negative result in the NR with B or "K" data in the DR. This recovers the original NR and DR contents prior to the subtraction at State 430(3M). The sign is also set to minus to indicate the final result will be negative. Upon completion of this operation, State 471 is again selected. This state again causes the NR and DR contents to be exchanged. When this occurs, the NR will now be larger than the



DR. State 430(3M) is now selected and it will yield a positive result with the sign set to mints. This essues State 131 selection thereby completing A-B in START+STOP or "K" and minus the result.

STATE 130. This state recovers the original NR and DR contents prior to the A-B operation at State 430.
This state is selected only when the SN qualifier yielded a negative subtraction. The sign is set to minus, which indicates the final NR-DR result will be minus.

GTATE 131. This state initialises the denominator register counter to zero and naises the SP qualifier to be selected. Digit counter is always set at 1 when extering this qualifier. This causes State 000 t bs selected.

SP QUALIFIER

STATE 000 This state positions the result from the START's STOP routine into the DR. This is done in the versel it is detailed to display the result with BREAKPOINT 3 at State 540(303), DB is also reset to sere (or 2A, 2B, and 2C, loop).

DB is also reset to sere (or 2A, 2B, and 2C, loop).

This qualifier is required to position the decimal point so it represents the result of Everta, series, Sear, or Stop in Gar, such This is accomplished by State 650, QMC is toose member until equals may such time the decimal point is shifted left. When the decimal point is shifted and State (2B, QMC) and the decimal point is shifted and State (3B, 1B, QMC) and the second Propint of the point is shifted and State (3B, 1B, 2B, 2MC). The Complete of the second State of State of State (3B, 2MC) and the control selected according to Open units.

3Q QUALIFIER

This qualifies describ when the securit for the most significant quotient digit in the division contains he has consolided to make the account of the account of the containing cas from the DPL of containing the security facts and described to the containing cas from the DPL and the security is the most to equality of the containing the security of the containing the security of the containing the containing

23 OUALIPIER STATE 540 STATE 541

STATE 340 This state enables the DR contouts to be read to the front panel display. The DFLK counter provided display Lab Al and A2 display arounded display Lab Al and A2 display assumbly. The DR contouts are sent to the A1 and A2 assembly wit he A13 subirrectional bus so the F1 is subirection the senting any data with F1 A84T B15 line.

STATE 341 This state read to DRC and DPLK counters. This must be done in case the display date at the must be done in case the display date at 341 was activated by DREAKPOINT 2.

38 QUALIDER BREAKPORT 2 is used for troubbachouing. It is bosted on the A14 qualifier assembly.

Note it is enable; it allows the YE sent to be despiyed. This display is prior to the
AUTO manual reptice so the display result will not be formated.

The DR is circulated while PI XMT BUS is inhibited and PI CLK EN is enabled.
 This makes the DR result to be sent to the Ping-in. The QMC and DPLK counter are also reset at this state for future states.

STATE 500 This state decreases DPLR and increments QMC until the SQ qualifier is saistfeed.
STATE 501 This state performs the following functions.

1. Locate plant codes into the QR. This is required for the ZA, ZR, and ZC tone so the RAM locations print to the MSD will constain blant codes.

	Service
	and
HP 5345A	Maintenance

	less than 16, State 110 is selected. This also indicates that the decimal point has just been emperated. The also indicates that the decimal point has just been emperated. The diff counter it still equal to been, however, DPLR was 16. The extent counts indicates Decimal Point.	STATE 110 This command state continues to enable EXT OUT EN and inhibit PROC BUSY. DPLR is reast to mind one from its in done so the remaining denominator register digits to the subject the dedended nevel to the subject of the subj		STATE 111 This command state decrements the DPLK bop counter. This indicates that another RAM forcing has been computed. The result is now edition left or this the new clipture. OPLK is incremented to maintain the decimal point position in relation to the		State 4D and 4E. This continues until the Archi to to control. Light and chapted by State 4D and 4E. This continues until this qualifier is satisfied and State 30 is selected. DPLReft control 85 to to a state-faced only in the special case of all binate in DE with a deemel point at the right-most position.	8.301 This state sets the flag low, eleving the A12 assembly that a character is ready to output. The P1 AMF B104 that disable any P1 DATA and PROC BUSY also remains disabled. EXT OUT BN remains enabled.			8.060 This command state and the qualifier will continue to be selected until the Ready for Data (NRFO High) signal is sectived from the recording device. The flat is set low in uncorn-	tion of supplicing the next character. PLND Bill 3 into a tilbilled at this state, as it was at States 6 and 40, because the remaining characters are not being treamitted from the DB ALM wate the A12 bedirectional bea. EXT OUT EN remains enabled and PROC BUSY is dained bed.	B 061 EXT OUT EN and Flag assigned high cause the data valid (DAV) line to transfor the character to the recording device. EXT OUT EN remains enabled and PROC BUSY is databled.	REA Bos the 4C qualifier description. This qualifier operates in the same manner.	E040 Because the output data is not sent from the DR RAM onto the bidirectional bua, it is not required to inhibit FI XMT BUS. The remaining description is the same as 40370).	E.04) Digit Comator is incremented each time this state is encountered. This canbles the remaining chanters as per the output coding, to output of blazes 4H and 4L. Fing is sassigned low in preparation of the next character. EXT OUT EN remains canbled and PROC BUSY disabled.	RER. When digit counter equals sight, all characters have been outputted per the rear panel output coding table. When this occurs Stats 781 is selected.	E 780 This state prepares the character to output by states 4H and 4J. EXT OUT EN is snabled and PROC BUSY remains inactive.	E 761 Maltatine PROC SUSY inactive and returns the processor to the initialize processor qualifier 1D.	
AF Olivi IERED		BTAT		BTAT	40 CHAI IFIED		STATE 361	STATE 350	CH OUALIFIER	STATE 060		STATE 061	44 QUALIFIER	STATE 040	STATE 041	4K QUALIFIER	STATE 780	STATE 761	
	See the 4B qualifier description. the same as for this qualifier.	STATE 160 See State 720(48) description. The command operation is the same as for this state.			STATE 140 See State 370(4C) description. The command operation is the same as for this state.	STATE 141 See State STIAC), descripcion. This state differs only that dgit counter is not informatence. The writer remains at two, therety continuing to supput each character in the denomi-	nator register in addition to outputing the decimal point once.												Sheet
	4D OUALIFIER	STAT		4E QUALIFIER	STAT	STAT													
	This qualifier ensures that 1) only 11 digits will be outputted (IPPLA-Se), and 2) is will not output 11 digit if there are more than five leading blant codes (QRQRC)se.	DPL&=17. The DPL&=17 encurse that the processor does not continue to execute State 630 if all locations contained blank codes.	This state readjusts the decimal point with DPLR-1, because of the shifting left of the DR and OR RAMs. The	DPLK counter in also decremented, so the qualifor DPLK-6 in satisfied when there are only 11 digits left in the RAM. The DPLK counter also records hew many of the 16 charac-	ters in the DR have been scanned (characters are scanned from most to least significant). The processor basy is not	active troughton to the serial routing. I risk steam in rowel arm occurs, the measurement could begin during his serial controller. Qualified, A and State 650 will controller to be entered until all the leading blanks are bypassed; then,	State \$31 to saterized. This state increments aligit counter, estiting its value to one. This analyse the sign digit of the display to output (see out-	pet coding table). The FI XMT BUS the us table dambed, ensuring that FI DATA cannot get ento the bea. The flag is est low, abstring the AIS assembly that a character is ready to output. PROC BUSY remains inactive.	This qualiffer is generated by the device receiving the estructural data. When the output device carbles the A.12 output assembly RFD line, the "yes" state is selected and the	character is outputted. Until this occurs, the qualifier and the 'no' state continue to be selected.		agest cause data valid (DAV) to be generated; however, this doesn't occur until the qualifier is satisfied and the yes state is educad.		come the data valid (DAY) to output to the recenting device. This signal enables the character to be transferred.	This qualifier is generated by the device necessing the comput day. When the output device anables the data accept (NDAC) live, it indicates that the recording device has tweeted the data. The "yea" state is estated the this occur. The qualifier and the "yea" state confines to be selected until	this does occur. This state continues to inhibit PI DATA and PROC BUSY. The EXT OUT EN line continues to remain active.		causes data valid (DAV) to became inactive. This is in prope- tation for equating the next character. Digit counter is incremented by one OC-IC-IC-II. This causes the whose to equal two, which now enables the DR contents to catput. (See autors poding table).	,
	4A QUALIFIER		STATE 630				STATE 631		4B QUALIFIER		STATE 720		STATE 721		4C CUALIFIER	STATE 370	STATE 371		



Figure 5-12 PROCESSOR FLOWCHART, SHEET 3 (See Page 5-41)

Figure 5-13. Processor Flowchart, Sheet 4

DENOM, REG. OUTPUT DIGIT SIGN DENOM, REG. OUTPUT F. E. EXPONENT SIGN EXPONENT DIGIT CARRIAGE RETURN LINE FEED REAR PANEL DATA DECIMAL POINT REAR PANEL OUTPUT CODING 0PLR 9 9 ဗ **(** 3 **(** READY FOR DATA DPLR+ DPLR+1
PROC BUSY EXT OUT EN FLAG → H PROC BUSY EXT OUT EN PROC BUSY FLAG L DC ← DC+1 DATA ACCEPTED 40 96 761 PROC BUSY 9=30 <u></u> YES YES 200 5 6 5 9 × 09 EXT OUT EN PROC BUSY FLAG L EXT OUT EN EXT OUT EN YES 350 (2) ₩) **(**+) (4) READY FOR DATA DPLK+ DPLK-I
DPLR+ DPLR+I
DR-DR
DRC-DRC+I5
EXT OUT EN
PROC BUSY PROC BUSY EXT OUT EN PI XMT BUS FLAG + H PI XMT BUS PROC BUSY EXT OUT EN PI XMT BUS EXT OUT EN PROC BUSY FLAGALL DPLR < 16 • DPLK = - 17 DATA ACCEPTED 9 4 0PLR < 16 351 <u>2</u> 5 5 5 8 € 0 PROC BUSY EXT OUT EN DPLR4--I PI XMT BUS EXT OUT EN PROC BUSY PI XMT BUS DPLR4-DPLR+I
DPLK4-DPLK-I
ORC4-DRC+I5
QRC4-QRC+I5 PI XMT BUS EXT OUT EN PROC BUSY PI XMT BUS EXT OUT EN PROC BUSY PROC BUSY DR★+DR QR★-QR YES 630 **(** 5 2 370 PROC BUSY *
ORC + ORC + 15
QRC + QRC + 15 **(P) (** OPLK>-6+QR(QRC)=# • DPLK=-17 READY FOR DATA DATA ACCEPTED PI XMT BUS PROC BUSY EXT OUT EN FLAG← L DC←-DC+! DC← DC+1 PI XMT BUS PROC BUSY FLAG←L PI XMT BUS EXT OUT EN PROC BUSY FLAG★ H 631 721 37 YES 9

* MEASUREMENT STARTS AT 730 IF SAMPLE RATE IS BYPASSED.
IF MEASUREMENT TERMINATES BEFORE COMPLETION OF OUTPUT
ROUTINE, THEN THE DISPLAY (STATE 571) WILL BE BYPASSED.

<u>_</u>

Table 5-5. In-Cabinet Performance Check

- A. Set POWER switch to ON.
- B. Push RESET. All segments of display, including decimal points should light.
- C. Perform Self-Check, Table 3-2.

1. CHANNEL A FREQUENCY AND SENSITIVITY

Specifications:

Range: 20 Hz to 500 MHz Sensitivity: 25 mV rms

Equipment:

Signal generators listed in Table 5-2.

NOTE

A very wide band source such as the HP Model 8660A/B Synthesizer with 86602A plug-in is not a recommended substitute for the fundamental oscillator type 8640B Signal Generator. With such a wideband source applied to the wideband counter, any instantaneous random event from the synthesizer broadband noise floor will be measured as a count if above the counter triggering threshold. If an 8660A/B is used to check the counter, the Synthesizer output level should be low (=25 mV rms) so the noise floor will be below the counter trigger threshold.

a. Set counter controls as follows:

FUNCTION	FREQ A
GATE TIME	. 100 ms
DISPLAY POSITION	. AUTO
SAMPLE RATE	full ccw
LEVEL	PRESET
ATTEN	X1
Input Impedance	
Input Amplifier Control	
Input Coupling	DC

b. Adjust signal generator from 20 Hz to 500 MHz, maintaining 25 mV rms input amplitude. Counter should properly display all frequencies within this range. Record on test card.

Sheet

 $\begin{array}{c} \textbf{Figure 5-13} \\ \textbf{PROCESSOR FLOWCHART, SHEET 4} \end{array}$

(See Page 5-43)

Table 5-5. In-Cabinet Performance Check (Continued)

2. CHANNEL A ATTEN CONTROL

Specifications: ATTEN (sensitivity): 300 mV rms in X10

Equipment: Signal Generator: HP 651A

a. Set counter controls as follows:

FUNCTION FREQ	4
GATE TIME 100 m	s
DISPLAY POSITION AUTO)
SAMPLE RATE full cev	V
LEVEL PRESE	Γ
ATTEN X10)
Input Impedance 509	.2
Input Amplifier Control SEI	Ρ
Input Coupling Do	\mathcal{I}

- b. Connect signal generator output to 5345A Channel A input. Set signal generator to $10\,\mathrm{kHz}$ at $0\mathrm{V}$ rms.
- c. Increase amplitude of input signal until counter display a stable count to 10 kHz. Output level meter should read 300 mV or less. Record on test card.

3. TIME INTERVAL CHECK

Specifications:

10 ns single pulse time interval 150 mV p-p sensitivity

Equipment:

Pulse Generator: HP 8007B

Sampling Oscilloscope: HP 180A with HP 1810A

Attenuator: HP 355D

a. Set counter controls as follows:


FUNCTION	TIME INT. A to B
GATE TIME	1 ms
DISPLAY POSITION	AUTO
SAMPLE RATE	full ccw
LEVEL (A&B)	PRESET
ATTEN (A&B)	X1
Input Impedance (A&B)	
Input Amplifier Control	COM A
Input Coupling	DC
SLOPE (Chan A)	+
SLOPE (Chan B)	

b. Set pulse generator as follows:

TRANSITION TIME (s) $0.1\mu - 2.5n$; VERNIER full ccw
RATE (Hz) 10k3M; VERNIER Midrange
PULSE WIDTH (s) 5n - 50n; VERNIER Midrange
AMPLITUDE (V) 0.2 - 0.5; VERNIER ccw
PULSE POLARITY +

c. Set output of pulse generator to give 10 ns pulses at 150 mV,p-p, using external attenuator.

Table 5-5. In-Cabinet Performance Check (Continued)



- d. Adjust CHANNEL A LEVEL control clockwise well into a region where the GATE light flashes.
- e. Adjust CHANNEL B LEVEL control clockwise until the display becomes steady.
- f. Adjust PULSE WIDTH control until display reads 10 ns or slightly below. Record on test card.
- g. Set RATE (Hz) switch on pulse generator to MAN.
- h. Set counter's GATE TIME switch to MIN.
- i. Manually trigger the pulse generator, once.
- j. The counter should display 10 ns ±2 ns. Record on test card.

4. CHANNEL B FREQUENCY AND SENSITIVITY

Specifications:

Range: 20 Hz to 400 MHz Sensitivity: 25 mV rms

Equipment:

Signal generators listed in Table 5-2. NOTE: See NOTE in Table 5-5, step 1.

a. Set counter controls as follows:

FUNCTION RATIO
GATE TIME MIN
DISPLAY POSITION AUTO
SAMPLE RATE full ccw
LEVEL (A&B) PRESET
ATTEN (Chan B) X1
Input Impedance (A&B) 50Ω
Input Amplifier Control COM
Input Coupling (A&B) DC
SLOPE (Chan A&B)

- b. Set signal generator to 20 Hz at 50 mV and connect signal to counter's CHANNEL A jack.
- c. Adjust signal generator from 20 Hz to 400 MHz, maintaining 50 mV rms input amplitude. Counter should display a ratio of one throughout frequency range. As frequency is increased, adjust GATE TIME for more resolution. Record on test card.

Table 5-5. In-Cabinet Performance Check (Continued)

5. CHANNEL B ATTEN CONTROL

Specifications:

ATTEN (sensitivity): 300 mV rms in X10

Equipment:

Signal Generator: HP 651A

a. Set counter controls as follows:

FUNCTION START
GATE TIME l ms
DISPLAY POSITION AUTO
SAMPLE RATE full ccw
LEVEL (A&B) PRESET
ATTEN (Chan B)
Input Impedance (Chan B)
Input Amplifier Control SEP
SLOPE (Chan A)

- b. Connect signal generator output to 5345A CHANNEL B input. Set signal generator to 10 kHz at 300 mV rms.
- c. Turn CHANNEL A LEVEL control full clockwise. Counter should begin totalizing. Record on test card.

6. INPUT COUPLING, TOTALIZE MODE, AND SLOPE

Equipment:

Pulse Generator: HP 8007B

Oscilloscope: HP 180A with HP 1801A and HP 1820A


a. Set counter controls as follows:

FUNCTION START
GATE TIME MIN
DISPLAY POSITON AUTO
SAMPLE RATE full ccw
LEVEL (A&B) ≈10° ccw to -LEVEL
ATTEN (A&B) X1
Input Impedance (A&B)
Input Amplifier Control SEP
Input Coupling DC
SLOPE (A&B) +
ACCUM MODE START/STOP A+B

Table 5-5. In-Cabinet Performance Check (Continued)

b. Set pulse generator as follows:

```
TRANSITION TIME (s) 0.1\mu - 2.5n; VERNIER full cew RATE (Hz) ... ... .3k - 10k; VERNIER cew PULSE WIDTH (s) ... .50\mu - 1.5m; VERNIER cew AMPLITUDE (V) ... .0.5 - 1 PULSE POLARITY ... +
```



- c. Connect pulse generator to oscilloscope, using 50Ω feedthrough. Connect pulse generator trigger output to oscilloscope external trigger input. Adjust pulse generator to 10 kHz square wave at 1V peak from zero volts.
- d. Connect pulse generator to CHANNEL A jack, directly.
- e. Set CHANNEL A Input Coupling switch to AC; counter should begin totalizing. Record on test card. Set SLOPE switch to -; counter should continue totalizing.
- f. Remove cable from CHANNEL A jack and connect to CHANNEL B jack. Counter should not totalize.
- g. Set CHANNEL B Input Coupling switch to AC; counter should begin totalizing. Record on test card. Set SLOPE switch to -; counter should continue totalizing. Record on test card.
- h. Set ACCUM MODE START/STOP switch (rear panel) to A-B and push RESET.
- i. Turn CHANNEL A LEVEL control full clockwise. Counter should begin totalizing and minus light should be on. Record on test card.

7. GATE OUTPUT, SAMPLE RATE, AND FREQUENCY STANDARD OUTPUT

Specifications:

Gate Output: 0 to >1V into 50Ω

Sample Rate: Continuously variable from <0.1 sec to >5 sec., also will hold display.

Frequency Standard Output: 10 MHz sine wave, >1V rms into 50Ω

Table 5-5. In-Cabinet Performance Check (Continued)

Equipment:


Signal Generator: HP 651A

Oscilloscope: HP 180A with HP 1801A and HP 1820A

a. Set counter controls as follows:

FUNCTION FREQ A
GATE TIME 10 ms
DISPLAY POSITION AUTO
SAMPLE RATE full ccw
LEVEL PRESET
ATTEN X1
Input Impedance 50Ω
input impedance
Input Amplifier Control SEP
Input Coupling AC

- b. Set signal generator to 1 MHz at 25 mV rms.
- c. Set oscilloscope's sweep time to 10 msec.



- d. The positive pulses (about 10 ms wide) should be 0 to >1V. Record on test card.
- e. The time between positive pulses should be <0.1 sec. Record on test card.
- f. Slowly turn SAMPLE RATE control clockwise and observe increase in time between flashes of counter's GATE light.
- g. At full clockwise position (not in HOLD) time between flashes should be >5 seconds. Record on test card.
- h. Set SAMPLE RATE switch to HOLD. GATE light should not flash again. Record on test card.

FREQUENCY STANDARD OUTPUT

i. Remove cable from GATE OUTPUT jack and connect to FREQ STD OUTPUT jack. Oscilloscope should display a 10 MHz sine wave at >1V rms (>2.83V p-p). Record on test card.

8. EXTERNAL FREQUENCY STANDARD INPUT (Standard or Option 001)

Specification:

Counter must phase lock to external standard ($\pm 5 \times 10^{-9}$ for standard oscillator, $\pm 5 \times 10^{-6}$ for Option 001).

Equipment:

Signal Generator: HP 651A

Table 5-5. In-Cabinet Performance Check (Continued)

a. Set counter controls as follows:

FUNCTION	FREQ A
GATE TIME	10 ms
DISPLAY POSITION	AUTO
SAMPLE RATE	full ccw
Input Amplifier Control	CHECK

- b. Connect external standard to rear panel EXT FREQ STD INPUT jack. Set rear panel INT STD-EXT STD switch to EXT STD. Counter should display lamp test for about 2 seconds before again display 100 MHz. The internal time base is now phase locked to the external standard. Record on test card.
- c. Set signal generator to approximately 10 MHz at 1V rms and connect to EXT FREQ STD
- d. Counter should continuously display lamp test, indicating that counter will *not* phase lock to external standard. Record on test card.

9. GATE CONTROL INPUT

Specification:

To ensure proper operation of Gate Control Input.

Equipment:

Pulse Generator: HP 8007B Signal Generator: HP 651A

Oscilloscope: HP 180A with HP 1801A and HP 1820A

EXTERNAL ARM

a. Set counter controls as follows:

FUNCTION FREQ A
GATE TIME 1 μ s
DISPLAY POSITION AUTO
SAMPLE RATE HOLD
LEVEL PRESET
ATTEN X1
Input Impedance 50Ω
Input Amplifier Control SEP
Input Coupling DC
Gate Control (rear panel) EXT ARM

b. Set pulse generator controls as follows:

RATE (Hz) 10K3M; VERNIER ccw
WIDTH (s) $1.5\mu - 50\mu$
PULSE POLARITY
AMPLITUDE (V) 0.5 - 1

- c. Connect pulse generator to oscilloscope using 50Ω termination. Adjust pulse generator for 2.0 μs pulses at -1V peak. Disconnect setup.
- d. Connect pulse generator to counter's GATE CONTROL INPUT jack.
- e. Set pulse generator's RATE switch to MAN.
- f. Set signal generator to 2 MHz to 25 mV rms and connect to counter's CHANNEL A jack. Counter should make measurement and display 2.00 MHz. Record on test card.

PERFORMANCE CHECK TEST CARD

HEWLETT-PACKARD MODEL 5345A ELECTRONIC COUNTER	Test Performed by	
SERIAL NO.	Date	
DESCRIPTION		CHECK
1. CHANNEL A FREQUENCY AND SENSITIV	ITY	
2. CHANNEL A LEVEL AND ATTEN CONTRO	LS	
Attenuator Sensitivity: 300 mV		
3. TIME INTERVAL	· .	
Time Interval: 10 ns at 150 mV p-p	•	
Single Shot Time Interval: 10 ns at 150 n	mV p-p	
4. CHANNEL B FREQUENCY AND SENSITIV	ITY	
5. CHANNEL B LEVEL AND ATTEN CONTRO	DLS	
Attenuator Sensitivity: 300 mV		
6. INPUT COUPLING, TOTALIZE MODE, ANI	SLOPE	
Channel B Totalizes		
Channel B Totalizes		
A-B Mode Totalizes		
+ and - Slope		
7. GATE OUTPUT, SAMPLE RATE, AND FRE	QUENCY STANDARD OUTPUT	
Gate Output: 0 to >1V		
Minimum Sample Rate: <0.1 s		
Maximum Sample Rate: >5 s		
Frequency Standard Output: 10 MHz at	>1V rms	
8. EXTERNAL FREQUENCY STANDARD INF	TUT	
Phase Locks		
9. GATE CONTROL INPUT		
External Arm		
External Gate:		
Arm Light		
Gate Light		
10. CHANNEL A SCALER OUTPUT		<u> </u>

PERFORMANCE CHECK TEST CARD

HEWLETT-PACKARD MODEL 5345A ELECTRONIC COUNTER	Test Performed by	
SERIAL NO.	Date	·-··
DESCRIPTION	С	HECK
1. CHANNEL A FREQUENCY AND SENSITIVITY	TY _	
2. CHANNEL A LEVEL AND ATTEN CONTROL	LS	•
Attenuator Sensitivity: 300 mV	· _	
3. TIME INTERVAL		
Time Interval: 10 ns at 150 mV p-p		
Single Shot Time Interval: 10 ns at 150 m	V p-p	
4. CHANNEL B FREQUENCY AND SENSITIVIT	гү	
5. CHANNEL B LEVEL AND ATTEN CONTROL	∡S	
Attenuator Sensitivity: 300 mV	_	
6. INPUT COUPLING, TOTALIZE MODE, AND S	SLOPE	
Channel B Totalizes		*****
Channel B Totalizes	_	
A-B Mode Totalizes	_	
+ and - Slope	_	
7. GATE OUTPUT, SAMPLE RATE, AND FREQU	UENCY STANDARD OUTPUT	
Gate Output: 0 to >1V	. · · -	
Minimum Sample Rate: <0.1 s	_	
Maximum Sample Rate: >5 s	_	
Frequency Standard Output: 10 MHz at >1	1V rms _	· · · · · · · · · · · · · · · · · · ·
8. EXTERNAL FREQUENCY STANDARD INPUT	T	
Phase Locks	_	
9. GATE CONTROL INPUT		
External Arm	_	
External Gate:	_	
Arm Light		
Gate Light	_	
10. CHANNEL A SCALER OUTPUT	_	

Table 5-5. In-Cabinet Performance Check (Continued)

EXTERNAL GATE

- g. Set counter's GATE CONTROL switch (rear panel) to EXT GATE and SAMPLE RATE knob full ccw.
- h. Set signal generator to 2.5 MHz and push counter's RESET button.
- i. Push pulse generator's MAN button once; counter's ARM light should turn on. Record on test card.
- j. Push MAN button once; ARM light should turn off, GATE light should flash on, and display should read 2.50 MHz. Record on test card.

10. CHANNEL A SCALER OUTPUT

Specification:


Divides Channel A frequencies by powers of 10.

Equipment:

Oscilloscope: HP 180A with HP 1801A and HP 1820A

a. Set counter controls as follows:

FUNCTION	START
GATE TIME	100 ns
DISPLAY POSITON	AUTO
SAMPLE RATE	HOLD
Input Amplifier Control	HECK



b. Oscilloscope's display should be 80% duty cycle rectangular waveform, which is a divided version of the input signal. Record on test card.

Table 5-6. Adjustment Procedures

A2 ANODE DRIVER DISPLAY

Equipment:

HP 180A Oscilloscope with 1801A and 1820A. Adjustment A2R6 controls the width of the blanking pulses that are generated from A2U7B. These pulses are in the order of approximately 5 to 50 μ s. The purpose of the pulses is to turn off the display when addressing a new digit. It also has the effect of controlling the intensity.

A3 AND A4 INPUT ASSEMBLIES

NOTE

The A3 and A4 assemblies must be tested together as a unit.

Equipment:

HP 182C Mainframe Oscilloscope

HP 1810A 1 GHz Sampling Plug-In

HP 3435A DMM

HP 8660C Synthesized Signal Generator

HP 10503-6001 BNC Cables (4 each)

HP 05062-60186 Female SMC to Female BNC Cable (2 each)

Accessories:

Ceramic Tuning Wand

Setup:

NOTE

Setup adjustment performed with no signal input.

- a. Set CHANNEL A and CHANNEL B LEVEL control to PRESET, and SLOPE switches to $\mathcal I$.
- b. Adjust all potentiometers (R3, R11, R12, and R8) on the A4 board to center position.

Duty Cycle Adjustment to Attain 25 mV Sensitivity:

NOTE

Allow a half hour warmup before performing the following adjustment procedure.

a. Set the 3435A DMM controls as follows:

FUNCTION Vdc RANGE 200 mV

b. Connect 3435A DMM positive lead to Pin 8 of A3U2 (Channel A Hybrid) and connect negative lead to Pin 11 (♥) of A3U2. If the dc voltage reading is less than 100 mV, continue to Step c. If the dc voltage reading is greater than 100 mV select R44 until dc voltage at Pin 8 reads less than 100 mV.

NOTE

Increasing R44 value causes offset voltage at Pin 8 of A3U2 to increase; whereas, decreasing R44 value causes the offset voltage to decrease.

c. Connect 3435A DMM positive lead to Pin 7 of A3U1 (Channel B Hybrid) and connect negative lead to Pin 11 (♥) of A3U1. If the dc voltage reading is less than 100 mV, continued to Channel A Sensitivity Adjustment (next step). If the dc voltage reading is greater than 100 mV select R7 until dc voltage at Pin 8 reads less than 100 mV.

NOTE

Increasing R7 value causes offset voltage at Pin 7 of A3U1 to increase; whereas, decreasing R7 value causes the offset voltage to decrease.

Channel A Sensitivity Adjustment:

- a. Connect a BNC cable from the 8660C RF OUTPUT to the 5345A Channel A Input.
- b. Connect a BNC cable from 8660C EXT TIMEBASE (rear panel) to the 5345A 10 MHz FREQ A PR BNC 20065 A PR BNC 20065 1200 - 0851 1200 - 0851 200 15 MC STD OUTPUT (rear panel) to lock the 8660C with the 5345A timebase.
- Set the 8660C frequency to 100 MHz and amplitude to 25 mV.

d. Set the 182C/1810A Oscilloscope controls as follows:

MODE	
	A TRIG
POLARITY	+UP (both channels)
GAIN	20 mV/cm (both channels)
TIME DIV	EXPANDED
	2 ns/cm
TRIGGER	NORM
	+SLOPE

SCAN SWEEP

e. Set the 5345A input controls (both channels) as follows:

CHECK/SEP/COM A	SEP
IMPEDANCE	50Ω
COUPLING	DC
LEVEL PRE	ESET
ATTEN	. X1
SLOPE	

- f. Connect a SMC cable (05060-60186) from Channel A input of the 1810A plug-in to A9J1. (Connect a BNC-to-male SMC RF connector to one side of the SMC cable to enable connection to the oscilloscope.)
- Observe that the 5345A counter is triggering and wavefrom appears on 182C Oscilloscope screen.

NOTE

Triggering may not occur and the wavefrom may not be present. A3R41 may be too far out of adjustment; if this is the case do adjustment in Step h. If waveform is present skip to Step i.

- h. Adjust A3R41 until waveform appears on 182C display.
- Continue to adjust A3R41 until waveform is symmetrical.
- Toggle CHANNEL A SLOPE switch up and down; observe that waveform maintain its symmetrical form. If waveform doesn't maintain its symmetrical form, then replace the Hybrid (U2); and, repeat steps f through j.
- k. The 5345A Channel A is now calibrated for 25 mV sensitivity.

Channel B Sensitivity Adjustment:

- a. Set 1810A plug-in to Channel B, TRIG B, INT TRIG.
- Connect a SMC cable (05060-60186) from Channel B input of the 1810A plug-in to A9J2. (Connect a BNC-to-male SMC RF connector to one side of the SMC cable to enable connection to the oscilloscope.)
- Observe that the 5345A Counter is triggering and waveform appears on 182A Oscilloscope screen.

NOTE

Triggering may not occur and the waveform may not be present. A3R3 may be too far out of adjustment; if this is the case, do adjustment in Step d. If waveform is present skip to Step e.

- d. Adjust A3R3 until waveform appears on 182A screen.
- e. Continue to adjust A3R3 until waveform is symmetrical.
- Toggle CHANNEL B SLOPE switch up and down; observe that waveform maintains its symmetrical form. If wavefrom does not maintain its symmetrical form, then replace the Hybrid (U1); and, repeat steps b through f.
- The 5345A Channel B is now calibrated for 25 mV sensitivity.

Table 5-6. Adjustment Procedures (Continued)

A6 AND A7 POWER SUPPLIES



BEFORE REMOVING A POWER SUPPLY BOARD, ALWAYS DISCONNECT THE POWER CABLE AT REAR OF INSTRUMENT. TURNING THE POWER SWITCH TO STANDBY IS NOT SUFFICIENT TO PREVENT POSSIBLE COUNTER DAMAGE.

Adjust power supplies only when necessary. Use a quality DVM and place power supply boards on extender boards during adjustment.

+5V and -5.2V Adjustment:

- a. Place A6 assembly (05345-60006) on extender boards.
- b. Connect plus side of DVM to TP6 on board. Connect common side of DVM to "+5V RET" (+5V return) pin on board.
- c. Adjust R19 until DVM reads +5V ±20 mV.
- d. Connect plus side of DVM to TP3 on board. Connect common side of DVM to "-5.2V RET" pin on board.
- e. Adjust R29 until DVM reads -5.2V ±20 mV. Return A6 to its connector.

+15 and -15V Adjustment:

- a. Place A7 assembly (05345-60007) on extender boards.
- b. Connect plus side of DVM to TP2 on board. Connect common side of DVM to "+15V RET" pin on board.
- c. Adjust R18 until DVM reads +15V ±20 mV.
- d. Connect plus side of DVM to TP7 on board. Connect common side of DVM to "-15V RET" pin on board.
- e. Adjust R24 until DVM reads $-15V \pm 20$ mV.

A8 PPL MULTIPLIER NOISE GENERATOR

Equipment:

HP 180A with 1810A Sampler HP 10020A Resistive Divider Kit

NOTE

TP15 through TP20 are probe sockets. A common socket is located next to each A8 test point for the probes common side. A good ground is essential for TP16 through TP20, otherwise signal amplitude will vary.

- a. Set counter's FUNCTION switch to FREQ A.
- b. Set oscilloscope controls as shown under appropriate waveforms fnext to A8 schematic.
- c. Connect the 20:1 probe divider from the 10020A kit to the oscilloscope probe.
- d. Connect BNC cable from counter's FREQ STD OUTPUT 10 MHz jack (rear panel) to oscilloscope's EXT INPUT.
- e. Place A8 on extender boards (05345-60201 and 05345-60202).
- f. Connect oscilloscope probe to TP14. Adjust C29 (labeled CA on the board) for maximum signal. The waveform is a full wave rectified 10 MHz yielding a 20 MHz period. Amplitude should be .75V to 2.0V p-p.
- g. Connect oscilloscope probe to TP15. Adjust C43 (labelded CB on the board) 20 MHz signal for maximum. Amplitude should be 2V to 3V p-p.

Table 5-6. Adjustment Procedures (Continued)

A8 PPL MULTIPLIER NOISE GENERATOR (Continued)

- h. Connect oscilloscope probe to TP16. Adjust C52 (labeled CC on the board) 100 MHz signal for maximum. Amplitude should be .075V to .125V p-p.
- Connect oscilloscope probe to TP17. Adjust C57 (labeled CD on the board) 100 MHz signal for maximum. Adjust R81 (labeled RA on the board) for signal level of .6V to .7V p-p.
- j. Connect oscilloscope probe to TP18. Adjust C67 (labeled CF on the board) for maximum 500 MHz signal. Amplitude should be .4V to .6V p-p.
- k. Connect oscilloscope probe to TP19. Adjust C67 (labeled CF on the board) and C61 (labeled CG on the board) for maximum signal. Amplitude should be .3V to .5V p-p.
- Connect oscilloscope probe to TP20. Adjust R99 (labled RB on the board) for signal on ≈.85V.
 Check that 100 MHz modulation ripple on the top of wavefrom is <40 mV p-p.</p>
- m. Remove A8 from extender boards and reinstall A8 in motherboard. Set counter's FUNCTION switch to TIME INT A to B. Switch Input Control switch to CHECK position. Set GATE TIME switch to 100 ms position. Turn C68 (labeled CE on the board) phase adjust ccw until a stable 10 ns reading is displayed on the 5345A display. Switch FUNCTION from PERIOD to TIME INT A to B position to ensure reliable reading. NOTE: Adjustment should be turned 360° before setting is selected.

A9 MAIN GATE

The A9 adjustments were completed at the factory in accordance with the selected bias resistors for the particular ICs used. No attempt at adjustment should be made on this board. See further description adjacent to the A9 schematic.

A15 ROM

Equipment:

10048 10:1 Probe

a. Set counter controls as follows:

FUNCTION	TIME INT A TO B
GATE TIME	$\dots 10 \mu s$
DISPLAY POSITION	AUTO
LEVEL (A&B)	PRESET
SLOPE, CH A	-
SLOPE, CH B	
Input Coupling (A&B)	AC
Input Impedance (A&B)	$\dots 1 M\Omega$
Input Amplifier Control	COM A

b. Connect oscilloscope probe to A15TP8 and BNC end of probe to CHANNEL A jack. The A15 board need not be placed on an extender board.

NOTE


If the 5345A is suspected faulty, connect BNC of probe to a separate counter (e.g., 5326A).

- c. Adjust R5 (located between U4 and U5) to 155 ns.
- d. Set FUNCTION switch to PERIOD A.
- e. Adjust R4 to 255 ns.
- f. Set FUNCTION switch back to TIME INTA to B and do step c through e until both readings are correct.

Table 5-6. Adjustment Procedure (Continued)

A18 OSCILLATOR (STANDARD OR OPTION 001)

Every few months, the oscillator should be checked to a house standard. When adjustment is required, use the oscilloscope method shown below. Using the appropriate sweep speed, adjust the oscillator until the movement of the pattern is stopped or nearly stopped.



MOVEMENT		SWEEP SPEED		
MOVEMENT	1μSEC/CM	0.1μSEC/CM	0.01μ SEC/CM	NOTES
1 CM/SEC	1 X 10 ⁻⁶	1 X 10 ⁻⁷	1 X 10 ⁻⁸	TIME SCOPE
1 CM/10 SEC	1 × 10 ⁻⁷	1 × 10 ⁻⁸	1 X 10 ⁻⁹	TRACE MOVEMENT WITH SECOND HAND
1 CM/100 SEC	1 X 10 ⁻⁸	1 X 10 ⁻⁹	1 X 10 ⁻¹⁰	OF WATCH OR CLOCK

Option 001 Special Adjustment Procedure:


Under normal conditions, the oscillator can be adjusted by using the above procedure. Should the fine-tuning capacitor (accessible through hole in top of oscillator cover) fail to bring the oscillator frequency within range, a coarse adjustment must be made using A18C5. This adjustment is made at the factory to compensate for component value variances. The procedure is outline as follows:


- a. Remove rear panel power cord and remove oscillator from other board connector.
- b. Remove metal cover from board by removing the four holding screws.
- c. Turn adjustment screw of the 18-turn trimmer capacitor A18C4 (see component locator of A18 Option 001, Section VIII) full clockwise. The slot screw itself will not move in or out.
- d. Turn C4 adjustment screw 7 turns ccw. This is the electrical center of the adjustment.
- e. Place oscillator on extender board and insert extender board into the oscillator connector on 5345A motherboard.
- f. Replace power cord, set FUNCTION to FREQ A, and GATE TIME to 100 ms.
- g. Connect a 10 MHz frequency standard to CHANNEL A input.
- h. Adjust A18C5 for a display of 10.000 018 MHz to 10.000 022 MHz. The 20 Hz offset compensates for cover capacity and warm-up in the counter.
- i. Turn power off, mount metal cover to oscillator board, and insert oscillator board into instrument. Replace top cover and allow instrument to warm-up for ½-hour before performing oscillator adjustment using oscilloscope method outlined above.


Table 5-6. Adjustment Procedure (Continued)

A12 INTERFACE I/O (OPTION 012) CALIBRATION PROCEDURE

- a. Allow instrument warmup of at least 30 minutes.
- b. Connect DVM to rear panel jacks for Channels A and B trigger levels.
- c. Set Trigger Level manual controls to Preset position for Channels A and B.
- d. Program Channel A to -2.000 volts (A000).
- e. Adjust pot A (R69) to -2.0000 volts $\pm .0005$ volt.
- f. Program Channel A to +2.000 volts (A:00).
- g. Adjust pot B (R74) to ± 2.0000 volts $\pm .0005$ volt.
- h. Program Channel B to -2.000 volts (B000).
- i. Adjust pot D (R86) to -2.0000 volts $\pm .0005$ volt.
- j. Program Channel B to +2.000 volts (B:00).
- k. Adjust pot C (R82) to +2.0000 volts $\pm .0005$ volt.
- 1. Repeat steps d through l until DAC is within specified setting.







SECTION VI REPLACEABLE PARTS

6-1. INTRODUCTION

6-2. This chapter contains information for ordering parts. The following replaceable parts lists are included.

Table 6-1	Reference Designations and Abbreviations
Table 6-2	Replaceable Parts
Table 6-3	Miscellaneous Parts
Table 6-4	Replaceable Parts for Options
Table 6-5	Manufacturers Code List

6-3. REFERENCE DESIGNATIONS

6-4. Tables 6-1 through 6-4 list the abbreviations and reference designations used in the parts lists, block diagrams, and throughout the manual.

6-5. REPLACEABLE PARTS

- 6-6. Tables 6-2 through 6-4 list the replaceable parts and are organized as follows:
 - 1. Electrical assemblies in alphanumerical order by reference designation.
 - 2. Chassis-mounted electrical parts in alphanumerical order by reference designation.
 - 3. Chassis-mounted mechanical parts in alphanumerical order by reference designation.
- 6-7. The information given for each part consists of the following:
 - 1. Reference Designation
 - 2. Hewlett-Packard part number.
 - 3. Part number check digit (CD).
 - 4. Total quantity (QTY) in instrument. The total quantity is given once and at the first appearance of the part number in the list.
 - 5. Description of the part.
 - 6. Typical manufacturer's part number for the part.

6-8. HOW TO ORDER A PART

- 6-9. Hewlett-Packard wants to keep your parts ordering process as simple and efficient as possible. Think of the process as having the following steps:
 - Identifying the part and the quantity that you want.
 - Determining the ordering method to be used and contacting Hewlett-Packard.

6-10. Parts Identification

6-11. To identify the part(s) you want, first refer to the replaceable parts lists (Tables 6-2 and 6-3) in this chapter.

- 6-12. When ordering from Hewlett-Packard, the important numbers to note from the Parts List are the HP Part Number and part-number check digit (in the "CD" column), and the quantity of the part you want.
- 6-13. If the part you want is NOT identified in the manual, you can call on Hewlett-Packard for help (see the following section ("Contacting Hewlett-Packard"). Please have the following information at hand when you contact HP for help:
 - Instrument Model Number (example "HP 5345A").
 - Complete instrument Serial Number (example "1234A56789"). Information about where to find the serial number is given in the preface of this manual in the "HOW TO USE THIS MANUAL" section.
 - Description of the part and its use.
 - Quantity of the part required.

6-14. Contacting Hewlett-Packard

- 6-15. Depending on where you are in the world, there are one or more ways in which you can get parts or parts information from Hewlett-Packard.
 - Outside the United States, contact your local HP sales office. HP sales offices are listed at the back of this manual.
 - Within the United States, we encourage you to order replacement parts or request parts information
 directly by telephone or mail from the HP Support Materials Organization, using the telephone
 numbers or address listed below. (You can also contact your local HP sales office. HP sales offices
 are listed at the back of this manual.)

6-16. By telephone:

- a. For Parts Ordering, use our toll-free number (800) 227-8164, Monday through Friday (except Holidays), 6 am to 5 pm (Pacific Time).
- b. If you need a part in a hurry, an extra-cost Hotline phone ordering service is available, 24 hours a day. Use the toll free number above at the times indicated; at other times, use (916) 785-8460.
- c. For Parts Identification Assistance, call us at (916) 783-0804. Our Parts Identification hours are from Monday through Friday, 6 am to 5 pm (Pacific Time).
- 6-17. For mail correspondence, use the address below:

Hewlett-Packard Support Materials Roseville P.O. Box 1145 Roseville, CA 95661-1145

6-18. CABINET PARTS AND HARDWARE:

6-19. To locate and identify miscellaneous cabinet parts, refer to *Figure 6-1*. This figure provides an exploded view of the cabinet, with the parts identified by reference designations; the reference designations correspond with the ones in *Table 6-3*.

Table 6-1.	Reference Des	ignations and	Abbreviations

AT B BT C CP CR	= assembly = attenuator, isolator termination = fan; motor = battery = capacitor	DL DS E F FL	 delay line annunciator, signaling device (audible or visual); lamp; LED miscellaneous electrical part 	K L M MP	= relay = coil, inductor = metre	T TB TC	transformerterminal boardthermocouple
AT B BT C C CP CR	termination = fan; motor = battery = capacitor		(audible or visual); lamp; LED	М	⇒ metre	TC	= thermocouple
BT C CP CR	= fan; motor = battery = capacitor	E					
BT C CP CR	⇒ battery ⇒ capacitor	Ē	 miscellaneous electrical part 				
C CP CR	* capacitor	F	free	P	 miscellaneous mechanical part electrical connector (movable 	TP U	= test point = integrated circuit; microcircuit
CP CR			≠ fuse ≈ filter	•	portion); plug	v	= electron tube
CR	= coupler	H	= hardware	Q	= transistor; SCR; triode thyristor	VR	≈ voltage regulator; breakdown
	# coupler # diode, diode thyristor	HY	= circulator	Ř	= resistor	ŵ.	= cable; transmission path; wire
DC	varactor	7	= electrical connector; (stationary	ŔŤ	= thermistor		= socket
	= directional coupler	•	portion); jack	S	= switch	X	= crystal unit-piezo-electric
	_ dilocooniii ocapioi					<u> z</u>	= turned cavity; tuned circuit
			ABBRE	OITAIV	NS		
	= ampere	HD	= head	NE	∞ neon	SPST	≈ single-pole, single-throw
		HDW	= hardware	NEG	= negative	SSB SST	 single sideband stainless steel
CESS	* accessory	HF	= high frequency	nF N/O		SQ	= square
P	= analog-to-digital	HI	# high # Hewlett-Packard	NOM	* nominal	SWR	= standing-wave ratio
:	= audio frequency	HP	= high pass filter	NORM	= normal	SYNC	= synchronize
÷C	= automatic frequency control	HPF HR	= hour (used in parts list)	NPN	= negative-positive-negative	T	= timed (slow-blow fuse)
GC .	= automatic gain control = aluminum	HV	= high voltage	NPO	= negative-positive zero (zero	ŤΑ	= tantalum
		Hz	= heriz	•	temperature coefficient)	TC	= temperature compensating
.c	= automatic level control			NRFR	= not recommended for field	ΉĎ	= time delay
VI LACI	= amplitude modulation	IC ID	= integrated circuit = inside diameter	men	replacement	TERM	= terminal
MPL C	= amplifier	ID IF	= intermediate frequency	ns	= nanosecond	TFT	= thin-film transistor
C Sev	= automatic phase control	IMPG	= impregnated	NSR	= not separately replaceable	TGL	= toggle
SSY JX	= assembly = auditary	imPG in	= impregnated = inch	nW	= nanowatt	THD	= thread
		INCD	= incandescent	OBD	= order by description	THRU	= through
/G vc	= average	INCL	= include(s)	OD	= outside diameter	Ti	= titanium
VG.	 a American wire gage □ balance 	INP	= input	OH OH	= oval head	TOL	= tolerance
XD XL	= balance = binary coded decimal	INS	# insufation	OP AMPL	= operational amplifier	TRIM	= trimmer
))	= binary coded decimal = board	INT	= internal	OPT	= option	TSTR	= transistor
E CU	= beryllium copper	kg	= kilogram	osc	= oscillator	ΠL	= transistor-transistor logic
FO	= beryllum copper = beat frequency oscillator	kHz	= kilohertz	ox	= oxide	ŤΫ	= television
F0 H	binder head	kΩ	= kilohm	oz	- ounce	TVI	* television interference
ri KON	≈ breakdown	kV	= kilovolt	Ω	= ohm	TWT	= traveling wave tube
KDN P		Ib	= pound	P	⇒ peak (used in parts list)	U	 traveling wave tube micro (10⁻⁶ used in parts list)
PF	⇒ bandpass filter	ĩc	inductance-capacitance	PAM	= pulse-amplitude modulation	ÜF	= microtarad (used in parts list)
AS	= brass	LED	# light-emitting diode	PC	- printed circuit	UHF	= ultrahigh frequency
wo	= backward-wave oscillator	LF	* low frequency	PCM	 pulse code modulation 	UNREG	= unregulated
AL	= calibrate	<u> </u>	≖ long		pulse-count modulation	V	= volt
SW SW	= counterclockwise	댸	= left hand	PDM	= pulse-duration modulation	VA	= voltampere
ER	= ceramic	LIM	= limit	pF	= picofarad	Vac	= volts ac
HAN	= channel	LIN	= linear taper (used in parts list)	PH BRZ	= phosphor bronze	VAR	= variable
ת ת	= centimeter	lin	= linear	PHL	= Phillips	VCO	= voltage-controlled oscillator
MO	= coaxiai	LK WASH	= lockwasher	PIN	=-positive-intrinsic-negative	Vdc	= volts dc
OEF	= coefficient	LO	= low; local oscillator	PIV	= peak inverse voltage	VDCW	 volts, dc, working (used in
OM	= common	LOG	= logarithmic taper (used	pk	= peak		prts list)
OMP	□ composition		in parts list)	PL	≠ phase lock	V(F)	= volts, filtered
OMPL	l⇒ complete	loa	≂ logarithm(ic)	PLO	= phase lock oscillator	VFO	= variable-frequency oscillator
ONN	= connector	log LPF	= low pass filter	PM	= phase modulation	VHF	= very-high frequency
P	= cadmium plate	LV		PNP	= positive-negative-positive	Vpk	= voits peak
AT	= cathode-ray tube	m	= metre (distance)	P/O	= part of	Vp-p	□ volts peak-to-peak
TL	= complementary transistor logic	mA	= milliampere	POLY	= polystyrene	Vrms	= volts rms
w	= continuous wave	MAX	= meximum	PORC	= porcelain	VSWR	 voltage standing wave ratio
w	= clockwise	MΩ	≡ megohm	POS	 positive; position(s) used in 	VTO	 voltage-tuned oscillator
 /A		MEG	= meg (106) (used in parts list)		parts list	VTVM	= vacuum-tube voltmeter
В	= decibel	MET FLM	= metal film	POSN	⇒ position	V(X)	 volts, switched
9m	 decibel referred to 1mW 	MET OX	■ metal oxide	POT	potentiometer	w ·	= watt
C	# direct current	MF	 medium frequency; microfarad 	P-P PP	= peak-to-peak	W/	= with
eg	- degree (temperature		(used in parts list)	PP	 peak-to-peak (used in parts list) 	W/V	= working inverse voltage
	interval (or difference)	MFR	= manufacturer	PPM	= pulse-position modulation	W/W	= wirewound
•	= degree (plane angle)	mg	= milligram	RREAMPL.	= preamplifier	W/O	= without
c.°	= degree Celsius (centigrade)	MHz	= megahertz	PRF	 pulse-repetition frequency 	YIG	= yttrium-iron-gamet
Ĕ	= degree Fahrenheit	mH	= millihenry	PRR	 pulse repetition rate 	Zo	 characteristic impedance
K	= degree Kelvin	mho	= conductance	ps	= picosecond		
ÈPC	= deposited carbon	MIN	= minimum	PT	= point		
ET	= detector	min	= minute (time)	PTM	= pulse-time modulation		
iam	= diameter	,	= minute (plane angle)	PWM	= pulse-width modulation		
IA	= diameter (used in parts list)	MINAT	= miniature	PWV	= peak working voltage		NOTE
IFF AMPL	 differential amplifier 	mm	= millimetre	RC	= resistance capacitance		breviations in the parts list will
iv	= division	MOD	= modulator	RECT	= rectifier	be in	upper case.
PDT	= double-pole, double-throw	MOM	= momentary	REF	= reference		
Ŕ	= drive	MOS	= metal-oxide semiconductor	REG	= regulated		
SB	= double sideband	ms	= millisecond	REPL	= replaceable		
)TL	= diode transistor logic	MTG	= mounting	RF	= radio frequency		
MV	= digital voltmeter	MTR	= meter (indicating device)	RFI	= radio frequency interference		
CL	= emitter coupled logic	mV	= millivott	RH	= round head; right hand		
MF	= electromotive force	mVac	* millivolt, ac	RLC	= resistance-inductance-capacitance		
DP	 electronic data processing 	mVdc	= millivott, dc	RMO	# rack mount only		
LECT	= electrolytic	mVpk	= millivolt, peak	ms	s root-mean-square		
NCAP	= encapsulated	mVp-p	⇒ millivolt, peak-to-peak	RND ROM	 round read-only memory 		MULTIPLIERS
XT	= external	mVrms	= millivolt, rms	R&P	= read-only memory = rack and panel		men mil
· 	= farad	mW	= milliwatt	RWV	= rack and panel = reverse working voltage	Abbreviati	on Prefix
ET .	= field-effect transistor	MUX	= multiplex	HWV S	= reverse working voltage = scattering parameter	-wareville	
/F	= flip-flop	MY	= mylar		= scattering parameter = second (time)	т	tera
H	= flat head	μA	= microampere	5		Ġ	giga
OLH	= fillister head	μF	= microfarad	~ e.o	= second (plane angle)	M	giga. mega
M	= frequency modulation	μH	= microhenry	S-B	= slow-blow fuse (used in parts list)		mega kilo
	= front panel	μmho	= micromho	SCR	= silicon controlled rectifier; screw	k	
₽.	= frequency	μs	= microsecond	SE	= selenium	da	deka
P REQ	= fixed	μV	= microvolt	SECT	= sections	d	deci
P REQ	- 00000	μVac	= microvolt, ac	SEMICON	= semiconductor	<u>c</u>	centi
FP FREQ FXD	= gram		= microvott, dc	SHF	= superhigh frequency	m	milli
FP FREQ FXD	= gram = germanium	μVdc					
FP FREQ FXD 3 3E	= gram = germanium = gigahertz	μVdc μVpk	■ microvolt, peak	SI	= silicon	μ	micro
FP FREQ FXD g ge gHz	= germanium		microvolt, peakmicrovolt, peak-to-peak	SIL	= silver	'n	nano
FP FREQ FXD g GE GHz GL GND	= germanium = gigahertz	μVpk μVp-p μVrms	 microvott, peak microvott, peak-to-peak microvott, rms 	SIL SL	= silver = slide	n P	nano pico
FP FREQ FXD G GE GHz GL	= germanium = gigahertz = glass	μVpk μVp-p	 microvolt, peak microvolt, peak-to-peak microvolt, rms microwatt 	SIL SL SNR	= silver = slide = signal-to-noise ratio	n p f	nano pico femto
FP FREQ FXD 3 GE GHz GL GND	= germanium = gigahertz = glass = ground(ed)	μVpk μVp-p μVrms	 microvott, peak microvott, peak-to-peak microvott, rms 	SIL SL	= silver = slide	n P	nano pico

HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
05345-60001	9	1	CATHODE DISPLAY DRIVER ASSEMBLY	28480	05345-60001
1990-0437	7	12	DISPLAY-NUM SEG 1-CHAR .43-H	28480	5082-7751
2140-0221	7	12	LAMP-INCAND 683 5VDC 60MA T-1-BULB	00115	683-AS15
1251-1365	6	1	CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
1810-0041			NETWORK RESISTOR 9.SIP 2.7K OHM Y 8	28480	1810-0041
				1	1810-0041
] ,		20400	1810-0041
0000 1010	"	'	7.2010 7011 100 070 .2011 1	ľ	
1820-0491	4	1	IC DCDR TTL BCD-TO-DE 4-TO-10-LINE	01295	SN74145N
1820-0668	7	1	IC BFR TTL NON-INV HEX 1-INP	01295	SN7407N
1200-0496	5	12	SOCKET-IC 14-PIN	28480	1200-0496
			•		•
				1	ORDER BY DESCRIPTION ORDER BY DESCRIPTION
				1	ORDER BY DESCRIPTION
					05345-40004
		_		1	
UD345-40007	3	'	ANNUNCUATOR	20480	05345-40007
05345-60027	9	1	ANODE DISPLAY DRIVER ASSEMBLY (SERIES 2134)	28480	05345-60027
0160 0300		٠,	CARACITOR-EVD 2700RE +-10% 200VDC ROLVE	28480	0160-0300
					0180-44130
					150D337X900652
0180-1714	'	'	CAPACITOR-FAD 3300F 4-10% 6VDC 1A	1	1500337 8900052
1901-0519	9	1	DIODE SWITCHING 200V 50NS DO-35	28480	1901-0519
1854-0246	8	8	TRANSISTOR NPN SI PD=350W FT=250MHZ	04713	5PS 233
1853-0326	3	12	TRANSISTOR PNP SI PD=1W FT=50MHZ	04713	MPS-U51
0683-1005	5	8	RESISTOR 10 5% .25W FC TC=-400/+500	01121	CB1005
	1 1	_			CB-1035
	1			1	CB-1035
		2			1810-0041
1810-0041	9	_	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041
				1	CB1815
					C4-1/8-TO-5101G
		1		1	82PR50K
0683-1035	'		RESISTOR TOR 5% .25W FC TC=-400/+/00	01121	CB1035
1820-0495	8	1	IC DCDR TTL 4-TO-16-LINE 4-INP	01295	SN74154N
1820-1211	8	1	IC GATE TTL LS EXCL-OR QUAD 2-INP	01295	SN74LS86N
1820-0655	2	1	IC GATE TLL OR DUAL 4-INP	01295	SN7425N
1820-0349	1	1	IC GATE DTL NAND QUAD 2-INP	01295	SN15849N
1820-1202	7	1	IC GATE TTL LS NAND TPL 3-INP	01295	SN74LS10N
1820-1644	1 2	1	IC DCDR TTL 4-TO-16-LINE 4-INP	01295 04713	SN74154N MC8602P
1020-0313					
0360-0124			• • • • • • • • • • • • • • • • • • • •		0360-0124
0360-1762	7	3	CONNECTOR-SGL CONT SKT .025-IN-BSC-SZ SQ	28480	0360-1762
	Number 05345-60001 1990-0437 2140-0221 1251-1365 1810-0041 1810-0041 1820-0491 1820-0668 1200-0496 0520-0278 0590-0106 3050-0098 05345-40004 05345-40007 05345-60027 0160-0300 0180-4130 0180-1714 1901-0519 1854-0246 1853-0326 0683-1035 0683-1035 0683-1035 1810-0041 1810-0041 0683-1815 0757-0941 2100-2031 0683-1035 1820-0495 1820-1211 1820-0655 1820-0349 1820-1202 1820-1644 1820-0515	Number D 05345-60001 9 1990-0437 7 2140-0221 7 1251-1365 6 1810-0041 9 0683-1315 0 1820-0491 4 1820-0668 7 1200-0496 5 0520-0278 8 0590-0106 8 3050-0098 6 05345-40004 0 05345-40007 3 05345-60027 9 0160-0300 3 0180-4130 8 0180-1714 7 1901-0519 9 1854-0246 8 1853-0326 3 0683-1035 1 0683-1035 1 0683-1035 1 0683-1035 1 1810-0041 9 0683-1815 5 0757-0941 3 2100-2031 7 0683-1035 1 1820-0495 8 1820-1211 8 1820-0495 8 1820-1211 8 1820-0495 1 1820-0495 8 1820-1211 8 1820-0495 1 1820-0495 1 1820-0495 1 1820-0495 1 1820-0495 1 1820-0515 2 1820-0349 1 1820-0515 3 0360-0124 3	Number D 05345-60001 9 1 1990-0437 7 12 2140-0221 7 12 1251-1365 6 1 1810-0041 9 2 1810-0041 9 2 1810-0041 9 0 0683-1315 0 1 1820-0491 4 1 1820-0496 5 12 0520-0278 8 4 0590-0106 8 4 3050-0098 6 4 05345-40004 0 2 05345-40007 3 1 0160-0300 3 1 0160-0300 3 1 0180-4130 8 1 0180-1714 7 1 1901-0519 9 1 1854-0246 8 8 1853-0326 3 12 0683-1035 1 3 0683-1035	Number D CATHODE DISPLAY DRIVER ASSEMBLY	Number D Cathobe Display

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
А3	05345-60238	4	1	INPUT ATTENUATOR ASSEMBLY - STANDARD	28480	05345-60238
АЗ	05345-60239	4	1	INPUT ATTENUATOR ASSEMBLY - OPTION 012 (See Table 6-4. Option Assembly Replaceable Parts)	28480	5082-7751
A3C1 - C8	0160-3879	7	32	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A3C9		1 _ 1		NOT ASSIGNED		
A3C10 A3C11 - C15	0150-0072 0160-3879	5 7	2	CAPACITOR-FXD 200PF ±5% 1KVDC CER CAPACITOR-FXD .01UF ±20% 100VDC CER	72982 28480	838-X5E-201J-1KV 0160-3879
A3C16	0160-0552	7	2	CAPACITOR-FXD 100PF ±5% 400VDC CER	28480	0160-0552
A3C16 A3C17	0160-0551	6	2	CAPACITOR-FXD 100FF ±3 % 400VDC CER	28480	0160-0551
A3C18	0160-5978	1	4	CAPACITOR-FXD 2.2PF ±.25PF 50VDC CER	28480	0160-5978
A3C19	0.00.00.0	`		NOT USED		
A3C20	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A3C21				NOT USED		
A3C22	0160-0551	6		CAPACITOR-FXD .01UF +100-0% 500VDC CER	28480	0160-0551
A3C23	0160-5978	-1		CAPACITOR-FXD 2.2PF ±.25PF 50VDC CER	28480	0160-5978
A3C24	0160-0552	7		CAPACITOR-FXD 100PF ±5% 400VDC CER	28480	0160-0552
A3C25 - C33	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A3C34	0150-0072	5		CAPACITOR-FXD 200PF ±5% 1KVDC CER	72982	838-X5E-201J-1KV
A3C35	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A3C36 - C44	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A3C45	0160-5978	1		CAPACITOR-FXD 2.2PF ±.25PF 50VDC CER	28480	0160-5978
A3C46	0160-5978	1		CAPACITOR-FXD 2.2PF ±.25PF 50VDC CER	28480	0160-5978
A3CR1	1901-0050	3	8	DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A3CR2	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A3CR3	1901-0579	1	4	DIODE-SWITCHING 40V 20MA 300NS DO-7	28480	1901-0579
A3CR4	1901-0579	1 1		DIODE-SWITCHING 40V 20MA 300NS DO-7	28480	1901-0579
A3CR5	1901-0579	1		DIODE-SWITCHING 40V 20MA 300NS DO-7	28480	1901-0579
A3CR6	1901-0579	1		DIODE-SWITCHING 40V 20MA 300NS DO-7	28480	1901-0579
A3CR7 - CR12	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A3CR13 A3CR14	1902-0025	4	2	NOT ASSIGNED DIODE-ZNR 10V 5% DO-35 PD=.4W TC=+.06%	28480	1902-0025
A3CR15	1902-0025	4	2	DIODE-ZNR 10V 5% DO-35 PD=.4W TC=+.06% DIODE-ZNR 10V 5% DO-35 PD=.4W TC=+.06%	28480	1902-0025
H1, H2	0380-0519	2	2	SPACER-RND .125-IN-LG .259-IN-ID	28480	0380-0519
A3J1	1250-1163	0	2	CONNECTOR-RF BNC FEM SGL-HOLE-RR 50-OHM	28480	1250-1163
A3J2	1251-2034	l š	` 2	CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
A3J3	1250-1163	0		CONNECTOR-PC BNC FEM SGL-HOLE-RR 50-OHM	28480	1250-1163
A3J4	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
MP1	5020-3440	7	1	SPRING-DETENT	28480	5020-3440
MP2 - MP7	1460-0603	6	6	SPRING-DETENT	28480	1460-0603
MP8 - MP11	05345-40002	8	4	GUIDE	28480	05345-40002
MP13 -MP14	05345-20113	0	2	NUT-HEXAGONAL	28480	053454-20113
A3Q1	1855-0225	5	4	TRANSISTOR-JFET DUAL N-CHAN D-MODE SI	28480	1855-0225
A3R1	0698-7224	3	2	RESISTOR 316 1% .05W F TC=0±100	24546	C3-1/8-TO-316R-F
A3R2	0698-7239	0	2	RESISTOR 1.33K 1% .05W F TC=0±100	24546	C3-1/8-TO-1331-F
A3R3	2100-4127	6	2	RESISTOR-TRMR 10K 5% WW SIDE-ADJ 11-TRN	28480	2100-4127
A3R4 A3R5	0698-8824 0698-7243	6	2 2	RESISTOR 562K 1% .125W F TC=0±100 RESISTOR 1.96K 1% .05W F TC=0±100	28480 24546	0698-8824 C34-1/8-TO-1961-F
A3R6 A3R7	0698-7233 0698-7233	4	12	RESISTOR 750 1% .05W F TC=0±100 RESISTOR 750 1% .05W F TC=0±100	24546 24546	C3-1/8-TO-750R-F C3-1/8-TO-750R-F
A3R8	0698-7253	8	4	RESISTOR 5.11K 1% .05W F TC=0±100	24546	C3-1/8-TO-750A-F
A3R9	0757-0442	9	2	RESISTOR 10K 1% .125W F TC=0±100	24546	C4-1/8-T-1002-F
A3R10*	0698-7260	7	2	RESISTOR 10K 1%\$.05W F TC=0±100	24546	C3-1/8-TO-1002-F
A3R11	0698-7253	8		RESISTOR 5.11K 1% .05W F TC=0±100	24546	C3-1/8-TO-51111-F
A3R12	2100-3616	6	2	RESISTOR-VAR W/SW 5K 20% LIN SPST-NO	01121	GS1N112S502MZ
A3R13				NOT USED	1	1
A3R14	0698-3969	5	1	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969
A3R15	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
				•	1	

	Table 6-2. F	Repla	ceable	Parts for Standard Instrument without Op	otions (Cont	inued)
Reference	HP Part	С	٠	Danaminet au	Mfr	Miss Don't Manush or
Designation	Number	D	Qty	Description	Code	Mfr Part Number
Designation	Humber	+ -				
10040	0757 0050	4	2	RESISTOR 1M 1% .5W F TC=0±100	28480	0757-0059
A3R16	0757-0059	4	-	RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R17	0698-7233	1			i i	l ·
A3R18	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R19	0698-7229	8	2	RESISTOR 511 1% .05W F TC=0±100	24546	C3-1/8-TO-511R-F
A3R20	0698-7233	4	i	RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R21	0698-8381	5	2	RESISTOR 50 5% .1W C TC=0±200	28480	0698-8381
A3R22	0698-8881	١٠	2	RESISTOR 900K 5% .3W C TC=0±200	28480	0698-8881
A3R23	0698-8880	9	2	RESISTOR 100K 5% .15W C TC=0±150	28480	0698-8880
A3R24	0757-0072	1	2	RESISTOR 49.9 1% .5W F TC=0±100	28480	0757-0072
A3R25	0757-0072	1	-	RESISTOR 49.9 1% .5W F TC=0±100	28480	0757-0072
701125	0,0, 00,2	1				3.0.2
A3R26	0698-8382	6	1	RESISTOR 25 5% .25W C TC=0±150	28480	0698-8382
A3R27	0698-8880	9	i	RESISTOR 100K 5% .15W C TC=0±150	28480	0698-8880
A3R28	0698-8881	0		RESISTOR 900K 5% .3W C TC=0±200	28480	0698-8881
A3R29	0698-8381	5		RESISTOR 50 5% .1W C TC=0±200	28480	0698-8381
A3R30	0698-7205	0	1	RESISTOR 51.1 1% .05W F TC=0±100	24546	C3-1/8-TO-51R1-F
	}	1				
A3R31	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R32	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R33	0698-7229	8	1	RESISTOR 511 1% .05W F TC=0±100	24546	. C3-1/8-TO-511R-F
A3R34	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R35	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
*****				REGISTOR 1M 19/ SIM ETC_0.100	20400	0757 0050
A3R36 A3R37	0757-0059	4		RESISTOR 1M 1% .5W F TC=0±100	28480	0757-0059
	2100-3616	١ ,		RESISTOR-VAR W/SW 5K 20% LIN SPST-NO	01121	GS1N112S502MZ
A3R38		6			24546	C3-1/8-TO-5111-F
A3R39	0698-7253	8		RESISTOR 5.11K 1% .05W F TC=0±100 RESISTOR 10K 1% .125W F TC=0±100	24546	C4-1/8-TO-1002-F
A3R40	0757-0442	9		RESISTOR TOR 1%:125W P TO=0±100	24340	04-1/8-10-1002-1
A3R41	2100-4127	6		RESISTOR-TRMR 10K 5% WW SIDE-ADJ 11-TRN	28480	2100-4127
A3R42	0698-7260	7	İ	RESISTOR 10K 1% .05W F TC=0±100	24546	C3-1/8-TO-1002-F
A3R43	0698-7233	4		RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R44	0698-7233	4	l	RESISTOR 750 1% .05W F TC=0±100	24546	C3-1/8-TO-750R-F
A3R45	0698-8824	1		RESISTOR 562K 1% .125W F TC=0±100	28480	0698-8824
7.0.140		'				
A3R46	0698-7253	8	1	RESISTOR 5.11K 1% .05W F TC=0±100	24546	C3-1/8-TO-5111-F
A3R47	0698-7239	١ ٥		RESISTOR 1.33K 1% .05W F TC=0±100	24546	C3-1/8-TO-1331-F
A3R48	0698-7243	6		RESISTOR 1.96K 1% .05W F TC=0±100	24546	C3-1/L8-TO-1961-F
A3R49	0698-7224	3	İ	RESISTOR 316 1% .05W F TC=0±100	24546	C3-1/8-TO-316R-F
A3R50	0698-7219	6	2	RESISTOR 196 1% .05W F TC=0±100	24546	C3-1/8-TO-196R-F
A3R51	0698-7219	6		RESISTOR 196 1% .05W F TC=0±100	24546	C3-1/8-TO-196R-F
A3R52	0698-8827	4	2	RESISTOR 1M 1% .125W F TC=0±100	28480	0698-8827
A3R53	0698-8827	4		RESISTOR 1M 1% .125W F TC=0±100	28480	0698-8827
A3R54, R55		_	۱ ـ	NOT USED RESISTOR 10 10% .075W C TC≕0±300	14100	CR1-AA-10-K
A3R56, R57	0698-8912	8	2	RESISTOR 10 10% .075W C TC=0±300	14193	CH1-AA-10-K
A3S1	3101-2334	6	2	SWITCH-SLIDE DPDT SUBMIN .5A 125VAC/DC PC	28480	3101-2334
A3S2 - S4	05345-60100	9	6	LEVER-SLIDE ASSEMBLY	28480	05345-60100
A3S5	05345-60101	ŏ	1	SLIDE ASSEMBLY, PC SWITCH	28480	05345-60101
A3S6 - S8	05345-60100	9	ŀ	LEVER-SLIDE ASSEMBLY	28480	05345-60100
A3S9	3101-2334	6		SWITCH-SLIDE DPDT SUBMIN .5A 125VAC/DC PC	28480	3101-2334
					1	
A3U1	5088-7061	8	1	AMP-HYBRID CH A	28480	5088-7061
A3U2	5088-7062	9	1	AMP-HYBRID CH B		1
	4000 04.5	_	١,	INCH ATOD BEAD OLASS	28480	4330-0145
	4330-0145	9	2	INSULATOR-BEAD GLASS		01801-22301
	01801-22301	7	2	HEATSINK TERMINAL-STUD SPCL-FDTHRU PRESS-MTG	28480 98291	011-6809 000 209
	0340-0060	4	4	l .	28480	1200-0475
	1200-0475	0	28	CONNECTOR-SCL CONT SKT .017-IN-BSC-SZ	28480	1251-2229
	1251-2229	3	4	CONNECTOR-SGL CONT SKT .033-IN-BSC-SZ	20400	1231-2229
		1			1	1
		1				
		1	l		1	
		1	l .		İ	
	1		l			
	1					
	1		l		1	
1	1		1	· ·		1
	1				1.	1
I	1	1	1	<u></u>		

Designation Number D System Code A4 05345-60124 7 1 INPUT TRIGGER ASSEMBLY 28480 05345-60124 A4C1 0180-098 6 4 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C2 0180-098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C4 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C5 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C6 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C7 0180-0988 8 CAP-FXD 68UF ±20% 10VDC TA 56289 150D107X002 A4C8 0180-0988 8 CAP-FXD 1010UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-3879 7 4 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C11 0160-3879 7 4 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 <	rt Number
A4C1 0180-0098 8 4 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 0180-2816 2 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 0180-2816 2 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 0180-2816 2 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 2 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 04C6 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 04C6 0180-08879 7 4 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 04C6 0180-08879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 1060-3879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 1060-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 1060-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 106	
A4C2 0180-2816 2 4 CAP-FXD 68UF ±20% 10VDC TA 28480 C180-2816 150D107X002 A4C3 0180-0988 8 CAP-FXD 100UF ±20% 20VDC TA 58289 150D107X002 A4C4 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C6 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C7 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-3879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C71 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DO-7 28480 0160-3879 A4C81 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DO-7 28480 0160-3879 A4C71 - CR4 1901-0460 9	
A4C2 0180-2816 2 4 CAP-FXD 68UF ±20% 10VDC TA 58280 150D107X002 A4C3 0180-2816 2 CAP-FXD 100UF ±20% 20VDC TA 58280 150D107X002 B4C4 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C5 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C6 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C7 0180-0098 8 CAP-FXD 68UF ±20% 10VDC TA 56289 150D107X002 A4C8 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-03879 7 4 CAP-FXD 100UF ±20% 20VDC CER 28480 0160-3879 A4C10 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0190-0460 9 4 DIODE-STABISTOR 30V 150MA DC-7 28480 1060-3879 A4CR1 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DC-7 28480 1900-0560 1 INDUCTOR FC-CH-MLD 100UH 10% 28480 9100-3060 1 INDUCTOR FC-CH-MLD 100UH 10% 28480 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;-680 28480 9100-1788 A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;-680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;-680 28480 9100-1788 A4L7 9100-2562 6 INDUCTOR FC-CH-MLD 100UH 10% 28480 9100-1788 A4L7 9100-2562 6 INDUCTOR FC-CH-MLD 100UH 10% 28480 9100-1788 A4L8 9100-2562 6 INDUCTOR FF-CH-MLD 100UH 10% 28480 9100-1788 A4L8 9100-2562 6 INDUCTOR FF-CH-MLD 100UH 10% 28480 9100-1788 A4L8 9100-2562 6 INDUCTOR FF-CH-MLD 100UH 10% 28480 9100-2562 A4LB 9100-2562 6 INDUCTOR FF-CH-MLD 100UH 10% 28480 9100-1788 A4R3 2100-1738 9 2 RESISTOR 138K 1%, 05W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0588-7255 0 RESISTOR 138K 1%, 05W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446 3 RESISTOR 15K 1%, 125W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446 3 RESISTOR 15K 1%, 125W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446 3 RESISTOR 15K 1%, 125W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446 3 RESISTOR 15K 1%, 125W FTC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446	20S2
A4C3	
A4C5 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C6 0180-2816 2 CAP-FXD 68UF ±20% 10VDC TA 28480 0180-2816 A4C7 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C8 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-3879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C10 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4CR1 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DO-7 28480 1901-0460 A1L1 9100-3060 1 2 INDUCTOR 260UH 15% 28480 9100-3060 A4L2 9100-3060 1 1 2 INDUCTOR 260UH 15% 28480 9100-3060 A4L3 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-1788 A4L8 9100-1788 6 2 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TC-15 A4R3 2100-1738 9 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TC-15 A4R6 0698-7253 0 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TC-15 A4R6 0698-7253 0 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TC-15 A4R7 0698-7255 0 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TC-13 A4R8 2100-1738 9 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TC-14 A4R8 2100-1738 9 RESISTOR 15K 1% .155W F TC=0±100 24546 C3-1/8-TC-16 A4R8 2100-1738 9 RESISTOR 15K 1% .155W F TC=0±100 24546 C3-1/8-TC-15 A4R8 2100-1738 9 RESISTOR 15K 1% .155W F TC=0±100 24546 C3-1/8-TC-15	:0S2
A4C6	
A4C7 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C8 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-3879 7 4 CAP-FXD 101UF ±20% 100VDC CER 28480 0160-3879 A4C10 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C21 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C31 910-0160 9 4 DIODEC.5CA.010VDC CER 28480 9100-04	
A4C8 0180-0098 8 CAP-FXD 100UF ±20% 20VDC TA 56289 150D107X002 A4C9 0160-3879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4CR1 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DO-7 28480 1901-0460 A1L1 9100-3060 1 2 INDUCTOR 260UH 15% 28480 9100-3060 A4L2 9100-3060 1 2 INDUCTOR RE-CH-MLD 100UH 10% 28480 9100-3060 A4L3 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND: IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND: IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND: IMP;>680 28480 9100-1788 A4L7 9100-2562 6 <t< td=""><td></td></t<>	
A4C9 0160-3879 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C10 0160-3879 7 7 4 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C11 0160-3879 7 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4C12 0160-3879 7 7 CAP-FXD .01UF ±20% 100VDC CER 28480 0160-3879 A4CR1 - CR4 1901-0460 9 4 DIODE-STABISTOR 30V 150MA DO-7 28480 1901-0460 A1L1 9100-3080 1 2 INDUCTOR 260UH 15% 28480 9100-3060 A4L2 9100-3060 1 2 INDUCTOR 260UH 15% 28480 9100-3060 A4L3 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R3 0699-7255 0 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R8 0699-7255 0 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13	
A4C10	:052
A4C11	
A4C12	
A1L1 9100-3060 1 2 INDUCTOR 260UH 15% 28480 9100-3060 1 1 NDUCTOR RF-CH-MLD 100UH 10% 28480 9100-3060 28480 9100-3060 28480 9100-3060 28480 9100-3060 28480 9100-3060 28480 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 28480 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 28480 9100-1788 28480 9100-1788 28480 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562	
A4L2 9100-3060 1 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-3060 A4L3 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4LB 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 A4R3 2100-1738 9 2 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 (0698-7255 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0±100 24546 C4-1/8-TO-15 RESISTOR 15K 1% .05W F TC=0	
A4L2 9100-3060 1 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-3060 A4L3 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4L8 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R4 0698-7255 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-15 A4R6 06	
A4L3 9100-1788 6 4 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4L8 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0698-7255 0 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7263 <td></td>	
A4L4 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4L8 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0698-7255 0 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7	
A4L5 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L6 9100-1788 6 CORE-FERRITE CHOKE-WIDEBAND; IMP;>680 28480 9100-1788 A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4L8 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 15K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R7 0698-7263 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9	
A4L7 9100-2562 6 2 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4L8 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0698-7255 0 2 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-61	
A4LB 9100-2562 6 INDUCTOR RF-CH-MLD 100UH 10% 28480 9100-2562 A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 B2PR10K A4R4 0698-7255 0 2 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15.K 1% .125W F TC=0±100 24546 C3-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	
A4R1 0757-0446 3 4 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-15 A4R2 0698-7263 0 2 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 B2PR10K A4R4 0698-7255 0 2 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R7 0698-7255 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-61 A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C3-1/8-TO-61	
A4R2 0698-7263 0 2 RESISTOR 13.3K 1%.05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 B2PR10K A4R4 0698-7255 0 2 RESISTOR 6.19K 1%.05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15K 1%.125W F TC=0±100 24546 C4-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 13.3K 1%.05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1%.05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1%.125W F TC=0±100 24546 C4-1/8-TO-15	
A4R2 0698-7263 0 2 RESISTOR 13.3K 1%.05W F TC=0±100 24546 C3-1/8-TO-13 A4R3 2100-1738 9 2 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 B2PR10K A4R4 0698-7255 0 2 RESISTOR 6.19K 1%.05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15K 1%.125W F TC=0±100 24546 C4-1/8-TO-13 A4R6 0698-7263 0 RESISTOR 13.3K 1%.05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1%.05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1%.125W F TC=0±100 24546 C4-1/8-TO-15	02-F
A4R3 2100-1738 9 2 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R4 0698-7255 0 2 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R5 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	
A4R6 0698-7263 0 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15 A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-TO-13 A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	
A4R6 0698-7263 0 RESISTOR 13.3K 1% .05W F TC=0±100 24546 C3-1/8-T0-133 A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-T0-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-T0-15	91-F
A4R7 0698-7255 0 RESISTOR 6.19K 1% .05W F TC=0±100 24546 C3-1/8-TO-61 A4R8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K A4R9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	02-F
AAR8 2100-1738 9 RESISTOR-TRMR 10K 10% C TOP-ADJ 1-TRN 73138 82PR10K AAR9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	
AAR9 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	91-F
7410	00 F
A4R10 0757-0446 3 RESISTOR 15K 1% .125W F TC=0±100 24546 C4-1/8-TO-15	
A4R11 2100-1984 7 2 RESISTOR-TRMR 100 10% TOP ADJ 1-TRN TC=0±100 28480 2100-1984	
A4R12 2100-1984 7 RESISTOR-TRMR 100 10% TOP ADJ 1-TRN TC=0±100 28480 2100-1984	
A5 05345-60005 3 1 INTERCONNECT ASSEMBLY 28480 05345-60005	
A5J1 1251-2134 9 1 CONNECTOR-PC EDGE 18-CONT/ROW 2-ROWS 28480 1251-2134	
A5W1 05345-60076 8 1 CABLE ASSEMBLY-CHANNEL "A" (A5 TO A9) 28480 05345-60076 A5W2 05345-60077 9 1 CABLE ASSEMBLY, CHANNEL "B" (A5 TO A9) 28480 05345-60077	
0380-0059 5 1 SPACER, RVT-ON .25-IN-LG 28480 0380-0059 0520-0173 4 SCREW-MACH 2-56 0.188-IN-LG PAN-HD POZI W/LKWR 00000 ORDER BY D	ESCRIPTION
	•

		TOPIC	10000	Parts for Standard Instruments without C	puona 100	illiaed)
Reference	HP Part	l c	٠	Description	Mfr	Mr. D N
Designation	Number	D	Qty	Description	Code	Mfr Part Number
		 -				
A6	05345-60006	9	1	SWITCHING REGULATOR ASSEMBLY (SERIES 1744)	28480	05361-60001
A6C1	0160-0174	9	2	CAPACITOR-FXD .47UF +80-20% 25VDC CER	28480	0160-0174
A6C2	0160-0174	9	1	CAPACITOR-FXD .47UF +80-20% 25VDC CER	28480	0160-0174
A6C3	0180-0459	5	1	CAPACITORACITOR-FXD 9100UF +75-10% 12VDC AL	28480	0180-0459
A6C4	0180-2473	7	3	CAPACITOR-FXD 5600UF +75-10% 20VDC AL	56289	601D568G020JS4
		1	۰		1	
A6C5	0180-2473	7		CAPACITOR-FXD 5600UF +75-10% 20VDC AL	56289	601D568G020JS4
A6C6	0180-2473	7		CAPACITOR-FXD 5600UF +75-10% 20VDC AL	56289	601D568G020JS4
A6C7	0160-3060	8	5	CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A6C8	0180-0210	6	2	CAPACITOR-FXD 3.3UF ±20% 15VDC TA	56289	150D335X0015A2
A6C9	0160-3060	8	_	CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A6C10	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A6C11	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A6C12	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A6C13	0180-1714	7	1	CAPACITOR-FXD 330UF ±10% 6VDC TA	56289	150D337X9006S2
A6C14	0160-3878	6	2	CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
1		1 - 1	_		1	1
A6C15	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A6C16	0180-2746	7	3	CAPACITOR-FXD 330UF +100-10% 20VDC AL	00853	301EM331U020B
A6C17	0180-2746	7		CAPACITOR-FXD 330UF +100-10% 20VDC AL	00853	301EM331U020B
A6C18	0180-2746	7		CAPACITOR-FXD 330UF +100-10% 20VDC AL	00853	301EM331U020B
A6C19	0180-0210	6	2	CAPACITOR-FXD 3300F ±100-10% 20VDC AL	56289	150D335X0015A2
70019	0100-0210			CALLED COOL SEAN 19400 IA	30203	1000000AUU IDAZ
A6CR1	1901-1081	2	2	DIODE-PWR RECT 100V 3A	04713	MR501
A6CR2	1901-1081	2		DIODE-PWR RECT 100V 3A	04713	MR501
A6CR3	1901-0519	9	7	DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
		- 1	,		1	
A6CR4	1901-0519	9		DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
A6CR5	1906-0343	7	1	DIODE- FW BRIDGE 100V 6A VF	28480	1906-0343
A6CR6	1901-0519	9		DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
A6CR7	1884-0201	8	1	THYRISTOR-SCR TO-92 VRRM=60	04713	2N5061
		9	•	DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
A6CR8	1901-0519					F .
A6CR9	1901-0519	9		DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
A6CR10	1901-0676	9	2	DIODE-SCHOTTKY 20V 5A	28480	1901-0676
A6CR11	1901-0676	9		DIODE-SCHOTTKY 20V 5A	28480	1901-0676
A6CR12	1901-0519	9		DIODE-SWITCHING 200V 50NS D0-34	28480	1901-0519
					28480	•
A6CR13	1901-0519	9		DIODE-SWITCHING 200V 50NS D0-34		1901-0519
A6CR14	1884-0330	4	2	DIODE THYRISTOR TRIAC TO-220AB	28480	1884-0330
A6CR15	1884-0330	4		DIODE- THYRISTOR TRIAC TO 220AB	28480	1884-0330
A6CR16	1902-3035	3	3	DIODE-ZNR 3.16V 5% DO-7 PD=R2 TC=064%	28480	1902-3036
A6CR17	1902-3035	3	-	DIODE-ZNR 3.16V 5% DO-7 PD=R2 TC=064%	28480	1902-3036
A6CR18	1902-3035 1902-0074	3	1	DIODE-ZNR 3.16V 5% DO-7 PD=R2 TC=064% DIODE-ZNR 7.15V 5% DO-35 PD=.4W	28480 28480	1902-3036
A6CR19	1902-0074	3	1	DIODE-2NR 7.15V 5% DO-35 PD=.4VV	28480	1902-0074
A6F1 - F4	2110-0446	5	4	FUSE 10A 125V NTD .281X.093	28480	2110-0446
AGI 1 - 1 0	0110 2017	8	2	SOOMH AT 5 AMP DC	28480	9100-3017
A6L1 - L2	9110-3017		Z	300MH AT 5 AMP DC	20460	3100-3017
A6MP1	0340-0797	4	4	INSULATOR-TRANSISTOR TO-220 ALUM	28480	0340-0797
A6MP2	0360-0124	3	13	CONNECTOR-SGL CONT .	28480	0360-0124
		_		TRANSISTOR NEW CLER COMMUNICATION	00.400	1054.0574
A6Q1	1854-0574	5	2	TRANSISTOR NPN SI PD=500MW FT=125MHZ	28480	1854-0574
A6Q2	1853-0364	9	1	TRANSISTOR PNP SI PD=40W FT=1MHZ	04713	MUE-701
A6Q3	1854-0574	5		TRANSISTOR NPN SI PD=500MW FT=125MHZ	28480	1854-0574
A6Q4	1853-0336	5	3	TRANSISTOR PNP SI PD=625MW FT=50MHZ	04713	MPSA92
A6Q5	1853-0336	5		TRANSISTOR PNP SI PD=625MW FT=50MHZ	04713	MPSA92
A6Q6	1853-0336	5		TRANSISTOR PNP SI PD=625MW FT=50MHZ	04713	MPSA92
A6Q6 A6Q7	1854-0071	7	3	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
			-	TRANSISTOR NPN SI PD=300MW FT=200MHZ	1	1
A6Q8	1854-0071	7			28480	1854-0071
A6Q9	1853-0722	3	1 .	TRANSISTOR PNP SI TO-220AB PD=75W	28480	1853-0722
A6Q10	1853-1262	0	1	TRANSISTOR NPN SI TO-220AB PD=75W	28480	1854-1262
A6Q11	1854-0071	7		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A6R1	0683-5135	0	1	RESISTOR 51K 5% .25W FC TC=-400/+800	01121	CB5135
A6R2	0000			NOT ASSIGNED		
A6R3	0683-5115	6	1	RESISTOR 510 5% .25W FC TC=-400/+700	01121	CB-5115
A6R4	0683-1125	0	1	RESISTOR 1.1K 5% .25W FC TC=-400/+700	01121	CB-1125
A6R5	0683-2025	1 1	1	RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025
				,,]	
į						
i i		1			I	1

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number		
ACDC	0002 1007	9	4	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
A6R6	0683-1025			RESISTOR .1 10% 3W PW TC=0±90	28480	0811-1827		
A6R7	0811-1827	2	2			CW2B1-3W-62-101-J		
A6R8	0813-0050	5	1	RESISTOR 100 5% 3W PW TC=0±20	91637	CW2B1-3W-62-101-3		
A6R9 A6R10	0683-1035 0683-2035	1 3	3	RESISTOR 10K 5% .25W RESISTOR 20K 5% .25W FC TC=-400/+800	01121	CB2035		
AORIO	0000-2000	١	,	1,250,751,251,751,251,757,757				
A6R11	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
A6R12	0811-1827	2		RESISTOR .1 10% 3W PW TC=0±90	28480	0811-1827		
A6R13	0683-1035	1		RESISTOR 10K 5% .25W		1		
A6R14	0683-1035	1		RESISTOR 10K 5% .25W	04404	004005		
A6R15	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
A6R16	0683-3015	1 1	2	RESISTOR 300 5% .25W FC TC=-400/+600	01121	CB3015		
A6R17	0757-0917	l 3	1	RESISTOR 510 2% .125W F TC=0±100	24546	C4-1/8-TO-511-G		
A6R18	0757-0439	4	2	RESISTOR 6.81K 1% .125W F TC=0±100	24546	C4-1/8-TO-6811-F		
A6R19	2100-2497	9	2	RESISTOR-TRMR 2K 10% C TOP-ADJ 1-TRN	73138	82PR2K		
A6R20	0757-0933	3	1	RESISTOR 2.4K 2\$.125W F TC=0±100	24546	C4-1/8-TO-2401-G		
		١.		DECIDED AN ERV. DEIM FO TO - 400/1800	01121	CB1025		
A6R21	0683-1025	9	1 .	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB51025		
A6R22	0683-5105	4	1 1	RESISTOR 51 5% .25W FC TC=-400/+500	28480	0811-1732		
A6R23	0811-1732	8	1	RESISTOR 1 5% 3W PW TC=0±50	28480 01121	CB3015		
A6R24	0683-3015	1	ا ۔	RESISTOR 300 5% .25W FC TC=-400/+600		CB3305		
A6R25	0683-3305	2	2	RESISTOR 33 5% .25W FC TC=-400/+500	01121	CD3303		
A6R26	0683-1005	5	2	RESISTOR 10 5% .25W FC TC=-400/+500	01121	CB1005		
A6R27	0757-0954	8	1	RESISTOR 18K 2% .125W F TC=0±100	24546	C4-1/8-TO-1802-G		
A6R28	0757-0439	4	1	RESISTOR 6.81K 1% .125W F TC=0±100	24546	C4-1/8-TO-6811-F		
A6R29	2100-2497	9	ŀ	RESISTOR-TRMR 2K 10% C TOP-ADJ 1-TRN	73138	82PR2K		
A6R30	0757-0934	4	1	RESISTOR 2.7K 2% .125W F TC=0±100	24546	C4-1/8-TO-2701-G		
		١.		05000000 00 50/ 05W 50 TO 400/ 500	01121	CB3305		
A6R31	0683-3305	2		RESISTOR 33 5% .25W FC TC=-400/+500	01121	CB27G5		
A6R32	0683-0275	9	1	RESISTOR 2.7 5% .25W FC TC=-400/+500 RESISTOR 75K 2% .125W F TC=0±100	24546	C4-1/8-TO-7502-G		
A6R33	0757-0969	5	1 1	RSISTOR 2.5% 3W PW TC=0±50	28480	0811-1831		
A6R34	0811-1831	8	;	RESISTOR 7.5K 5% .25W FC TC=-400/+700	01121	CB7525		
A6R35	0683-7525	1 °	'-	RESISTOR 7.5K 5% .25W FC TO=-400/+700	01121	007023		
A6R36	0757-0346	2	1	RESISTOR 10 1% .125W F TC=0±100	24546	C4-1/8-TO-10R0-F		
A6R37	0683-1005	5		RESISTOR 10 5% .25W FC TC=-400/+500	01121	CB1005		
A6S1	3103-0032	1	1	SWITCH-THRM FXD +194F 3A OPN-ON-RISE	28480	3103-0032		
A6U1	1826-0032	1	1	IC 1463 VRGLTR TO-66	04713	MC1463R		
A6U2	1826-0024	1	1	IC V RGLTR TO-66	04713	MC1469R		
A6U3	1826-0122	0	1	IC 7805 V RGLTR TO-220	07263	7805UC		
	3050-0100	1	1	WASHER, FL MTLC NO. 6 .147-IN-ID	00000	ORDER BY DESCRIPTION		
1								

	Table 0-2.	Ticpic	Tocabi	e Parts for Standard Instruments without O	phons (co	iniueu)
Reference	HP Part	C	٠	D	Mfr	
	1	D	Qty	Description	1	Mfr Part Number
Designation	Number	ט	L		Code	
A7	05345-60007	5	1	LINEAR REGULATOR ASSEMBLY	28480	05345-60007
		1.			}	
A7C1	0150-0012	3	2	CAP-FXD .01UF ±20% 1KVDC CER	56289	C023A102J103MS38
A7C2	0150-0012	3		CAP-FXD .01UF ±20% 1KVDC CER	56289	C023A102J103MS38
A7C3	0150-0084	9	2	CAP-FXD .1UF +80-20% 100VDC CER	28480	0150-0084
A7C4	0180-2472	6	1 1	CAPACITOR-FXD 1450UF +75-10% 35VDC AL	28480	0180-2472
A7C5	0160-0164	7	li	CAPACITOR-FXD .039UF ±10% 200VDC POLYE		1
1 2/03) 0160-0164	1 ′	l '	CAPACITOR-FAD .0390F £10% 200VDC POLTE	28480	0160-0164
A7C6	0180-2470	4	4	CAPACITOR-FXD 2200UF +75-10% 30VDC AL	56289	601D228G030GS4
A7C7	0180-2470	4	i '	CAPACITOR-FXD 2200UF +75-10% 30VDC AL	56289	
		1	ł			601D228G030GS4
A7C8	0180-2470	4		CAPACITOR-FXD 2200UF +75-10% 30VDC AL	56289	601D228G030GS4
A7C9	0180-2470	4		CAPACITOR-FXD 2200UF +75-10% 30VDC AL	56289	601D228G030GS4
A7C10	0180-0155	8	1	CAPACITOR-FXD 2.2UF ±20% 20VDC TA	56289	150D225X0020A2
1	1	1				
A7C11	0150-0050	9	2	CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050
A7C12	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050
A7C13	0160-3878	6	2	CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A7C14	0160-0161	4	1	CAPACITOR-FXD 0.01UF ±10% 200V POLYE-FL	56289	708D1CC103PK201AX
	1	9	2			
A7C15 /	0150-0084	9	2	CAP-FXD .1UF +80-20% 100VDC CER	28480	0150-0084
A7C16	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A7C17	3.33.50.0			NOT ASSIGNED	20400	
A7C18	0160-3060	8	5	CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A7C19	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
		8	2			i
A7C20	0180-0098	°	2	CAPACITOR-FXD 100UF ±20% 20VDC TA	56289	150D107X0020S2
A7C21	0180-4134	6	1	CAPACITOR-FXD 22UF ±10% 15VDC TA	56289	150D226X9015B2
		1 1	'		•	
A7C22	0180-0098	8		CAPACITOR-FXD 100UF ±20% 20VDC TA	56289	150D107X0020S2
A7C23	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A7C24	0160-3060	1 8 1		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A7C25	0180-0160	5	1	CAPACITOR-FXD 22UF ±20% 35VDC TA	56289	150D226X003R2
			,			
` A7C26	0160-3060	8		CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060
A7C27 - C30				NOT ASSIGNED		
A7C31	0160-0161	4	1	CAPACITOR-FXD .01UF ±10% 200VDC POLYE	28480	0160-0181
		1 1				
A7CR1	1906-0096	7	1	DIODE-FW BRIDGE 200V 2A	04713	MDA202
A7CR2	1901-0638	3	1	DIODE-W BRIDGE 100V 4A	04713	MDA-970-2
A7CR3	1901-0050	3	7	DIODE-SWITCHING 80V 200MA 2NS DQ-35	28480	1901-0050
		3	'			
A7CR4	1901-0050	1		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A7CR5	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A7CR6	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1001 0050
						1901-0050
A7CR7	1901-0028	5	1	DIODE-PWR RECT 400V 750MA DO-29	28480	1901-0028
A7CR8	1902-3171	7	1	DIODE-ZNR 11V 5% DO-35 PD=.4W TC=+.062%	28480	1902-3171
A7CR9	1902-0041	4	1	DIODE-ZNR 5.11V 5% DO-35 PD=.4W	28480	1902-0041
A7CR10	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A7CR11	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A7CR12	1901-0050	3		DIODE-SWITCHING 80V 200MA 2NS DO-35	28480	1901-0050
A7CR13	1901-0734	0	1	DIODE-PWR RECT 1N581830V 1A	04713	2N5818
A7F1 - F2	2110-0446	5	2	FUSE 10A 125V NTD .281X.093	28480	2110-0446
A7MP1	0340-0797	4	4	INSULATOR-TRANSISTOR, ALUMINUM	00400	0240 0707
		1 1	ı	· ·	28480	0340-0797
A7MP2	0360-0124	3	4	CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480	0360-0124
A7MP3	0570-0025	8	2	SCREW-MACH 6-32 .5-IN-LG RD-HD SLT	00000	ORDER BY DESCRIPTION
A7MP5	0570-0130	6	4	SCREW-MACH 6-32 .375-IN-LG BDG-HD-SLT	00000	ORDER BY DESCRIPTION
A7MP6	05345-20103	8	1	HEAT SINK	28480	05345-20103
A7Q1	1854-0574	5	1	TRANSISTOR NPN SI PD=500MW FT=125MHZ	28480	1854-0574
A7Q2	1853-0364	9	1	TRANSISTOR PNP SI PE=40W FT=1MHZ	04713	MJE-701
A7Q3	1854-0071	7	3	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q4	1854-0071	7	ا ٽ	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q5	1854-1262	6	1	TRANSISTOR NPN SI TO-220AB PD=75W	28480	1854-1262
FU WE	1007-1202		'		20400	1504-1502
A7Q6	1853-0365	0	1	TRANSISTOR PNP SI TO-220AB PD=90W	04713	MJE2901K
A7Q7	1854-0071	7		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
A7Q8	1853-0314	9	1	TRANSISTOR PNP 2N2905A SI TO-39 PD=600MW	04713	2N2905A
A7R1	0683-3635	1 1	1	RESISTOR 36K 5% .25W FC TC=-400/+800	01121	CB3635
A7R2	0683-5125	8	2	RESISTOR 5.1K 5% .25W FC TC=-400/+700	01121	CB5125
A7R3	0583-3335	8	2	RESISTOR 33K 5% .25W FC TC=-400/+800	01121	CB3335
A7R4	0683-4715	0	1	RESISTOR 470 5% .25W FC TC=-400/+800		
		1 1	'		01121	CB-4715
A7R5	0683-5125	8		RESISTOR 5.1K 5% .25W FC TC=-400/+700	01121	CB5125
L	<u></u>	11				

	Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)									
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number				
		_		DECISION OF STATE OF TO 100/1000	24424	00000				
A7R6	0583-3035	5	2	RESISTOR 30K 5% .25W FC TC=-400/+800	01121	CB3035				
A7R7	0583-3035	5	_	RESISTOR 30K 5% .25W FC TC=-400/+800	01121	CB3035				
A7R8	0683-2425	5	2	RESISTOR 2.4K 5% .25W FC TC=-400/+700	01121	CB2425				
A7R9	0683-2425	5		RESISTOR 2.4K 5% .25W FC TC=-400/+700	01121	CB2425				
A7R10	0683-4725	2	1	RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725				
A7R11	0683-6225	1 1	1	RESISTOR 6.2K 5% .25W FC TC=-400/+700	01121	CB6225				
A7R12	0683-1535	6	1	RESISTOR 15K 5% .25W FC TC=-400/+800	01121	CB1535				
A7R13	0683-2035	3	1	RESISTOR 20K 5% .25W FC TC=-400/+800	01121	CB-2035				
A7R14	0747-0439	4	2	RESISTOR 6.81K 1% .125W F TC=0±100	24546	C4-1/8-TO-6811-F				
A7R15	0747-0439	4		RESISTOR 6.81K 1% .125W F TC=0±100	24546	C4-1/8-TO-6811-F				
			_							
A7R16	2100-2497	9	2	RESISTOR-TRMR 2K 10% C TOP-ADJ 1-TRN	73138	82PR2K				
A7R17	2100-2497	9		RESISTOR-TRMR 2K 10% C TOP-ADJ 1-TRN	73138	82PR2K				
A7R18	0698-5838	1	1	RESISTOR 5.6 5% .5W CC TC=0÷412	01121	DB56G5				
A7R19	0757-0956	0	2	RESISTOR 22K 2% .125W F TC=0±100	24546	C4-1/8-TO-2202-G				
A7R20	0757-0956	0		RESISTOR 22K 2% .125W F TC=0±100	24546	C4-1/8-TO-2202-G				
A7R21	0761-0057	1	1	RESISTOR 560 5% 1W MO TC=0±200	28480	0761-0057				
A7R22	0683-1025	ا و ا	2	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025				
A7R23	0683-1025	9	ا ا	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025				
			4							
A7R24	0757-0916	2	1	RESISTOR 470 2% .125W F TC=-400/+600	01121	CB1025				
A7R25	0757-0941	3	1	RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G				
A7R26	0757-0899	0	1	RESISTOR 91 2% .125W F TC=0±100	24546	C4-1/8-TO-91R0-G				
A7R27	0757-0924	2	1	RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G				
A7R28	0811-1849	8	2	RESISTOR .75 10% 5W PW TC=0±90	28480	0811-1849				
A7R29	0811-1849	8	_	RESISTOR .75 10% 5W PW TC=0±90	28480	0811-1849				
A7R30	0683-3335	8		RESISTOR 33K 5% .25W FC TC=-400/+800	01121	CB3335				
A7R31	0683-2025		2	RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025				
A7R32	0683-2025	1	_	RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025				
A7S1	3103-0032	1	1	SWITCH-TRM FXD +194F 3A OPEN-ON-RISE	28480	3103-0032				
A7U1	1826-0024	1	1	IC V REGULATOR TO-66	04713	MC1469R				
A7U2	1826-0147	9	1	IC 7812V RGLTR TO-220	04713	MC7812CP				
A7U3	1826-0147	9	l	IC 7812V RGLTR TO-220	04713	MC7812CP				
A7U4	1826-0032	1	1	IC 1463 C RGLTR TO-66	04713	MC1463R				
	****	_		CDAOCE DND 446 ID	00400	0000 0010				
	0380-0019	7	2	SPACER RND, .116-ID	28480	0380-0019				
	0380-0885	5	4	STANDOFF-RIVET-ON .156-IN-LG 4-40 THD	00000	ORDER BY DESCRIPTION				
	1400-0482	3	2	CABLE TIE	28480	1400-0482				
	2190-0005	0	2	WASHER-LOCK EXT T. NO. 4 .116-ID	00000	ORDER BY DESCRIPTION				
'	2200-0109	8	2	SCREW-MACH 4-40 .438-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION				
	2200-0113	4	2	SCREW-MACH 4-40 .625-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION				
1	2360-0203	1	1	SCREW 6-32 .625-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION				
1	2420-0001	5	1	NUT-HEX 6-32 .625-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION				
	3050-0100	1	;	WASHER, FL MTLC NO. 6 .147-IN-ID	00000	ORDER BY DESCRIPTION				

		T		e Parts for Standard Itistruments without O		
Reference	HP Part	C	Qty	Description	Mfr	Mfr Part Number
Designation	Number	D	City	Description	Code	Mill Fait Number
A8	05345-60031	5	1	PLL MULTIPLE NOISE GENERATOR (SERIES 1744)	28480	05345-60031
A8C1	0160-3879	7	13	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C2	0180-2929	9	7	CAPACITOR-FXD 68UF 10% 10V TA	72136	DM152D686X9010B2
A8C3	0140-0223	7	4	CAPACITOR-FXD 260PF ±1% 300VDC MICA	72136	DM15F261F0300WV1C
					28480	0160-0945
A8C4 -	0160-0945	2	5	CAPACITOR-FXD 910PF ±5% 100VDC MICA		
A8C5	0180-3074	5	3	CAPACITOR-FXD 15UF 20% 30V TA	72136	DM152D156X0030B2
A8C6				NOT ASSIGNED		
A8C7	0180-3074	5		CAPACITOR-FXD 15UF 20% 30V TA	72136	DM152D156X0030B2
					56289	1
A8C8	0180-1743	2	4	CAPACITOR-FXD .1UF ±10% 35VDC TA		150D104X9035A2
A8C9	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C10	0160-2199	2	3	CAPACITOR-FXD 30-F ±5% 300VDC MICA	28480	0160-2199
A8C11	0180-1743	2		CAPACITOR-FXD .1UF ±10% 35VDC TA	56289	150D104X9035A2
A8C12	0180-1743	2		CAPACITOR-FXD .1UF ±10% 35VDC TA	56289	150D104X9035A2
		2	4	CAPACITOR-FXD 15PF ±5% 500VDC MICA	72136	DM15C150J0500WV1CR
A8C13	0140-0202		4			l .
A8C14	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C15	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C16	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
	0140-0202	'2		CAPACITOR-FXD 15PF ±5% 500VDC MICA	72136	DM15C150J0500WV1CR
A8C17					1	
A8C18	0160-2199	2		CAPACITOR-FXD 30-F ±5% 300VDC MICA	28480	0160-2199
A8C19	0160-0945	2		CAPACITOR-FXD 910PF ±5% 100VDC MICA	28480	0160-0945
A9C20	0180-1745	4	2	CAPACITOR-FXD 1.5UF ±10% 20VDC TA	56289	150D155X9020A2
A8C21	0180-0210	6	1 .	CAPACITOR-FXD 3.3UF ±20% 15VDC TA	56289	150D335X0015A2
			2	CAPACITOR-FXD 22PF ±5% 200VDC CER 0±30	28480	0160-3875
A8C22	0160-3875	3	2			
A8C23	0160-3875	3		CAPACITOR-FXD 22PF ±5% 200VDC CER 0±30	28480	0160-3875
A8C24	0160-0335	4	2	CAPACITOR-FXD 91PF ±1% 300VDC MICA 0+70	28480	0160-0335
A8C25	0140-0193	0	1	CAPACITOR-FXD 82PF ±5% 300VDC MICA	72136	DM15E820J0300WV1CR
A8C26	0160-0335	4		CAPACITOR-FXD 91PF ±1% 300VDC MICA 0+70	28480	0160-0335
				CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C27	0160-3879	7				
A8C28	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C29	0121-0180	5	2	CAPACITOR-V TRMR CER 15-60PF 200V PC-MTG	52763	304324 15/60-F N1500
A8C30	0160-0362	7	2	CAPACITOR-FXD 510PF ±5% 300VDC MICA	28480	0160-0362
A8C31	0160-0362	7		CAPACITOR-FXD 510PF ±5% 300VDC MICA	28480	0160-0362
						0160-3879
A8C32	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	
ABC33	0140-0223	7		CAPACITOR-FXD 260PF ±1% 300VDC MICA	72136	DM15F261F0300WV1C
A8C34	0140-0223	7		CAPACITOR-FXD 260PF ±1% 300VDC MICA	72136	DM15F261F0300WV1C
A8C35	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
ABC36	0140-0223	7		CAPACITOR-FXD 260PF ±1% 300VDC MICA	72136	DM15F261F0300WV1C
					72136	DM15C150J0500WV1CR
A8C37	0140-0202	2		CAPACITOR-FXD 15PF ±5% 500VDC MICA	l	
A8C38	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C39	0140-0214	6	1	CAPACITOR-FXD 60PF ±5% 300VDC MICA	72136	DM15E600J0300WV1CR
A9C40	0180-1745	4		CAPACITOR-FXD 1.5UF ±10% 20VDC TA	56289	150D155X9020A2
A8C41	0180-3074	5		CAPACITOR-FXD 15UF 20% 30V TA	72136	DM152D156X0030B2
				CAPACITOR-FXD 190F 25% 300VDC MICA	28480	0160-2199
A8C42	0160-2199	2	_		t e	
ABC43	0121-0105	4	1	CAPACITOR-VTRMR CER 9-35PF 200V PC MTG	52763	304324 9/35PF N650
A8C44	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879
A8C45	0180-0106	9	3	CAPACITOR-FXD 60UF ±20% 6VDC TA	56289	150D606X0006B2
A8C46	0140-0145	2	1	CAPACITOR-FXD 22PF ±5% 500VDC MICA	72136	DM15C220J0500WV1CR
				CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A8C47	0160-3878	6	18			1
A8C48	0180-1743	2		CAPACITOR-FXD .1UF ±10% 35VDC TA	56289	150D104X9035A2
A8C49	0180-0106	9		CAPACITOR-FXD 60UF ±20% 6VDC TA	56289	150D606X0006B2
A8C50	0160-2198	1	1 1	CAPACITOR-FXD 20PF ±5% 300VDC MICA	28480	0160-2198
A8C51	0180-0106	9		CAPACITOR-FXD 60UF ±20% 6VDC TA	56289	150D606X0006B2
A8C52	0121-0059	7	2	CAPACITOR-V TRMR CER 2-8PF 350V PC-MTG	52763	304324 2/8PF NPO
		1 1	_	CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A8C53	0160-3878	6				1
A8C54 A8C55	0140-0209 0160-3878	9 6	1	CAPACITOR-FXD 5PF ±10% 500VDC MICA CAPACITOR-FXD 1000PF ±20% 100VDC CER	72136 28480	DM15C050K0500WV1CR 0160-3878
	3.00.0070					
A8C56*	0140-0202	2	ľ	CAPACITOR-FXD 15PF ±5% 500VDC MICA	72136	DM15C150J0500WV1CR
A8C57	0121-0059	7		CAPACITOR-V TRMR CER 2-8PF 350V PC-MTG	52763	304324 2/8PF NPO
A8C58	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878
A8C59	0160-2241	5	2	CAPACITOR-FXD 2.2PF ±.25PF 500VDC CER	28480	0160-2241
		5	_	CAPACITOR-FXD 2.2PF ±.25PF 500VDC CER	28480	0160-2241
A8C60	0160-2241	"		GALAGITORY AD 2.21 F E.20FF 300 VDC CER	20400	J100-2241
						1
		l			L	

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number		
10001	0400 000		2	CARACITOR V TRAIR POTAL 7 ORE SERV	72982	525 022 4D		
A8C61	0132-0007	8	2	CAPACITOR-V TRMR PSTN .7-3PF 350V		535-033-4R		
A8C62	0160-0945	2		CAPACITOR-FXD 910PF ±55 100VDC MICA	28480	0160-0945		
A8C63	0160-0945	2		CAPACITOR-FXD 910PF ±55 100VDC MICA	28480	0160-0945		
ABC64	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878		
A8C65	0160-2235	7	1	CAPACITOR-FXD .75PF ±.25PF 500VDC CER	28480	0160-2235		
A8C66	0160-3872	3		CAPACITOR- 2.2PF ±10% 200VDC CER	28480	0160-3875		
A8C67	0132-0007	8		CAPACITOR-FXD V TRMR PSTN .7-3PF 350V	72982	535-033-4R		
A8C68	0121-0180	5		CAPACITOR-V TRMR PSTN 15-60PF 200V PC-MTG	52763	304324 15/60PF N1500		
A8C69	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A8C70	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878		
	0400 0070	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878		
A8C71 - C73	0160-3878	2		CAPACITOR-FXD 1000FF ±20% 100VDC CER	28480	0160-0945		
A8C74	0160-0945		ĺ	I	28480			
A8C75	0160-3878	6		CAPACITOR-FXD 1000PF ±20% 100VDC CER		0160-3878		
A8C76 - C84	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A8CR1	1901-0040	1	17	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040		
A8CR2	1902-3139	7	1	DIODE-ZNR 8.25V 5% DO-35 PD=.4W	28480	1901-3139		
A8CR3	1901-0999	9	2	DIODE-SCHOTTKY 20V 10NS DO-35	28480	1901-0999		
A8CR4	1901-0999	9		DIODE-SCHOTTKY 20V 10NS DO-35	28480	1901-0099		
A8CR5 - CR11	1901-0040	1		DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040		
	0122-0221	7	1	DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-VVC 100PF 10% CR/C25-MIN=2 BVR=30V	28480	0122-0221		
A8CR12			'	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480	1901-0040		
ABCR13	1901-0040	1 1			28480 28480			
A8CR14 A8CR15-CR22	1902-0041 1901-0040	1	1	DIODE-ZNR 5.11V 5% DO-35 PD=.4W DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1902-0041 1901-0040		
A8J1 - J3	1250-0836	2	3	CONNECTOR-RF SMC M PC 50-OHM	28480	1250-0836		
		-						
A8L1 - L4	9100-1641	0	4	INDUCTOR-RF CH-MLD 240UH 5% .166DX.385LG	28480	9100-1641		
A8L5	9100-2265	6	3	INDUCTOR-RF-CH-MLD 10UH 10% .105DX.26LG	28480	9100-2265		
A8L6	9100-2261	2	1	INDUCTOR RF-CH-MLD 2.7UH 10% .105DX.26LG	28480	9100-2261		
A8L7	9140-0158	6	5	INDUCTOR RF-CH-MLD 1UH 10% .105DX.26LG	28480	9140-0158		
A8L8	9100-2265	6		INDUCTOR RF-CH-MLD 10UH 10% .105DX.26LG	28480	9100-2265		
A8L9	9140-0158	6	5	INDUCTOR RF-CH-MLD 1UH 10% .105DX.26LG	28480	9140-0158		
A8L10, L11	9100-2255	4	2	INDUCTOR RF-CH-MLD 4709NH 10% .105DX.26LG	28480	9100-2255		
A8L12, L13	9140-0158	6	~	INDUCTOR RF-CH-MLD 1UH 10% .105DX.26LG	28480	9140-0158		
A8L14, L15	9100-2247	4	2	INDUCTOR-RF-CH-MLD 100NH 10% .105DX.26LG	28480	9100-2247		
A8L16 - L17	5100 2247		_	ETCHED ON PC BOARD		1		
ABL18	9100-0346	0	1	INDUCTOR RF-CH-MLD 50NH 20% .105DX .26LG	28480	9100-0346		
A8L19	9140-0158	5	·	INDUCTOR RF-CH-MLD 1UH 10% .105DX.26LG	28480	9140-0158		
A8L20	9100-2251	0	2	INDUCTOR RF-CH-MLD 220NH 10% .105DX.26LG	28480	9100-2251		
A8L21	3100-2231	1 "	~	ETCHED ON PC BOARD	20.00	0.00 220		
A8L22	9100-2251	6		INDUCTOR RF-CH-MLD 1UH 10% .105DX.26LG	28480	9140-0158		
A8L23	9100-2231	1 "		ETCHED ON PC BOARD	20400	0.400.00		
ABL24	9100-2265	6		INDUCTOR RF-CH-MLD 10UH 10% .105DX.26LG	28480	9100-2265		
101475		_		HEAT SINK TO SEE 25 25	00400	1005 0011		
A8MP1	1205-0011	0	1 1	HEAT SINK TO-5/TO-35-CS	28480	1205-0011		
A8MP2	1205-0037	0	1	HEAT SINK TO-18-CS	28480	1205-0037		
ABMP3		_	_	NOT ASSIGNED	00.00	1 4400 0440		
A8MP4, MP5	1480-0116	8	2	PIN-GRV .062-9N-DIA .25-IN-LG STL	28480	1480-0116		
A8MP6 - MP9 A8MP10, MP11	5040-1464	3	2	NOT ASSIGNED . EXTRACTOR, CARD	28480	5040-1464		
			_		00:00	4050 0000		
A8Q1	1853-0036	2	7	TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036		
ABQ2	1854-0071	7	2	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A8Q3	1855-0062	8	1	TRANSISTOR J-FET N-CHAN D-MODE SI	28480	1855-0062		
A8Q4 - Q6	1853-0036	2		TRANSISTOR PNP SI PD=310MW FT=250MHZ TRANSISTOR PNP SI TO-18 PD=360MW	28480 28480	1853-0036 1853-0034		
A8Q7	1853-0007		1	IDANSISTOR FINE SETO-18 PD=300MW	20460	1000-0004		
A8Q8, Q9	1854-0215	1	5	TRANSISTOR NPN SI PD=350MW FT=300MHZ	04713	2N3904		
A8Q10	1855-0020	8	1	TRANSISTOR J-FET N-CHAN D-MODE TO-18 SI	28480	1855-0020		
A8Q11	1854-0215	1	1	TRANSISTOR NPN SI PD=350MW FT=300MHZ	04713	2N3904		
A8Q12 - Q14	1853-0036	2	1	TRANSISTOR PNP SI PD=310MW FT=250MHZ	28480	1853-0036		
A8Q15	1854-0215	1		TRANSISTOR NPN SI PD=350MW FT=300MHZ	04713	2N3904		
A8Q16	1854-0215	1		TRANSISTOR NPN SI PD=350MW FT=300MHZ	04713	2N3904		
ABQ17	1854-0345	8	3	TRANSISTOR NPN 2N5179 SI TO-72 PD=200MW	04713	SN5179		
A8Q18	1853-0020	4	2	TRANSISTOR PNP SI PD=300MW FT=150MHZ	28480	1853-0020		
A8Q19	1854-0345	8	1	TRANSISTOR NPN 2N5179 SI TO-72 PD=200MW	04713	SN5179		
A8Q20	1853-0020	4	1	TRANSISTOR PNP SI PD=300MW FT=150MHZ	28480	1853-0020		
			1	-		1		
			1 .	<u> </u>	I	1		

	i abie 6-2.	repia	ceapi	e Parts for Standard Instruments Without O	phons (Col	ilinuea)
Reference	HP Part	C	_		Mfr	
			Qty	Description		Mfr Part Number
Designation	Number	D	_		Code	<u> </u>
A8Q21	1854-0345	8		TRANSISTOR NPN 2N5179 SI TO-72 PD=200MW	04713	SN5179
A8Q22	1854-0071	7		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071
AUGZZ	1854-0071	1 ′		THANGISTON NEW SIFE DESCRIPT FT 200 WINZ	20400	1654-0071
		ا ـ ا		DESIGNATION 41/4 40/4 40/4 40/4 40/4 40/4 40/4 40/4		
ABR1	0757-0924	2	18	RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R2	0757-0924	2	i	RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R3	0757-1065	4	1	RESISTOR 280 1% .5W TF TC=0±100	28480	0757-1065
A8R4	0757-0972	0	9	RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R5	0757-0950	1 4	10	RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G
ABR6	0767-0952	6	2	RESISTOR 15K 2% .125W F TC=0±100	24546	C4-1/8-TO-1502-G
A8R7	0757-0931	1 1	11	RESISTOR 2K 2% .125W F TC=0±100	24546	4
						C4-1/8-TO-2001-G
A8R8*	0757-0948	0	4	RESISTOR 10K 2% .125W F TC=0±100	24546	CR-1/8-TO-1002-G
A8R9	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R10	0683-2045	5	2	RESISTOR 200K 5% .25W FC TC=-800/+900	01121	CB2045
A8R11	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R12	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R13	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R14	0757-0964	اۃا	3	RESISTOR 47K 2% .125W F TC=0±100	24546	1 1 1
			8			C4-1/8-T0-4702-G
A8R15	0757-0941	3	٥	RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8L-T0-5101G
		}				
A8R16	0757-0941	3		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8L-T0-5101G
A8R17	1810-0030	6	1	NETWORK RESISTOR 8L-SIP 1.0K OHM X 7	28480	1810-0030
A8R18	0757-0964	0		RESISTOR 47K 2% .125W F TC=0±100	2446	C4-1/8-TO-4702-G
A8R19	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R20	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
					570	
A8R21	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
		4	_			
A8R22	0757-0900		. 6	RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G
A8R23	0757-0948	٥		RESISTOR 10K 2% .125W F TC=0±100	24546	CR-1/8-TO-1002-G
A8R24	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R25	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
		1 1]
A8R26	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R27	0683-2745	2	1	RESISTOR 270K 5% .25W FC TC=-800/+900	01121	CB2745
A8R28	0683-1655		3	RESISTOR 1.6M 5% .25W FC TC=-900/+1100	01121	CB1655
A8R29	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
						1
A8R30	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
		l . I				
A8R31	0757-0900	4		RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G
A8R32	0757-0948	0		RESISTOR 10K 2% .125W F TC=0±100	24546	CR-1/8-TO-1002-G
A9R33	0683-1055	1 1		RESISTOR 10M 5% .25W FC TC=-900/+1100	01121	CB1065
A8R34	0757-0900	4		RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G
A8R35	0767-0952	6		RESISTOR 15K 2% .125W F TC=0±100	24546	C4-1/8-TO-1502-G
A8R36	0757-0935	5	3	RESISTOR 3K 2% ,125W F TC=0±100	24546	C4-1/8-TO-3001-G
A8R37	0757-0968	4	2	RESISTOR 68K 2% .125W F TC=0±100	24546	C4-1/8-TO-6802-G
A8R38	0683-2045	5	-	RESISTOR 200K 5% .25W FC TC=-800/+900	01121	CB2045
			_			
A8R39	0757-0893	4	2	RESISTOR 51 2% .125W F TC=0±100	24546	C4-1/8-TO-51R0-G
ABR40	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R41	0757-0965	1 1	5	RESISTOR 51K 2% .125W F TC=0±100	24546	C4-1/8-TO-5102-G
A8R42	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R43	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G
A8R44	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R45	0757-0948	ا ہ ا		RESISTOR 10K 2% .125W F TC=0±100	24546	CR-1/8-TO-1002-G
170	5.01-00-0					1
AODAG	0757 0004	.		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G
A8R46	0757-0931	1	ا			
A8R47	0757-0909	3	3	RESISTOR 240 2% .125W F TC=0±100	24546	C4-1/8-TO-241-G
A8R48	0757-0909	3		RESISTOR 240 2% .125W F TC=0±100	24546	C4-1/8-TO-241-G
A8R49	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R50	0757-0965	1		RESISTOR 51K 2% .125W F TC=0±100	24546	C4-1/8-TO-5102-G
A8R51	0757-0941	з		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G
A8R52	0757-0941	3		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G
A8R53	0757-0941	3		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G
A8R54		8	1	RESISTOR 82K 2% .125W F TC=0±100	24546	C4-1/L8-TO-8202-G
	0757-0970	1 i	'			
A8R55	0683-1655	1		RESISTOR 1.6M 5% .25W FC TC=-900/+1100	01121	CB1655
		1 . 1				
A8R56	0683-1655	1		RESISTOR 1.6M 5% .25W FC TC=-900/+1100	01121	CB1655
A8R57	0757-0972	0		RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G
A8R58	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G
A8R59	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G
A8R60	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G
						i

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number		
40004	0000 0705		1	PECIOTOR OTHER ADDITIONS AND ADDITIONS	01101	OPOTOS		
A8R61	0683-2735	0	1	RESISTOR 27K 5% .125W FC TC=-400/+800	01121	CB2735		
A8R62	0757-0931	1 !		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A8R63	0757-0950	4	_	RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G		
A8R64	0757-0914	0	3	RESISTOR 390 2% .125W F TC=0±100	24546	C4-1/8-TO-391-G		
A8R65	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G		
A8R66	0757-0972			RESISTOR 100K 2% .125W F TC=0±100	24546	C4-1/8-TO-1002-G		
ABR67	0757-0900	4		RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G		
ABR68	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G		
A8R69	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G		
A8R70	0757-0930	1		RESISTOR 2K 2% .125W FTC=0±100	24546	C4-1/8-TO-2001-G		
A8R71	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G		
A8R72	0757-0950	4		RESISTOR 12K 2% .125W F TC=0±10	24546	C4-1/8-TO-1202-G		
A8R73	0757-0964	0	•	RESISTOR 47K 2% .125W F TC=0±100	2446	C4-1/8-TO-4702-G		
A8R74	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G		
A8R75	0757-0900	4		RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G		
A8R76	0757-0941	3		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G		
A8R77	0757-0941	1	1	RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5102-G		
	I .		1	RESISTOR 12K 2% .125W F TC=0±100		C4-1/8-TO-1202-G		
A8R78	0757-0950	4		11-41414111-11-11-11-11-11-11-11-11-11-1	24546			
A8R79	0757-0931	1	1	RESISTOR 2K 2% .125W FTC=0±100	24546	C4-1/8-TO-2001-G		
ABR80	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G		
A8R81	2100-2521	0	2	RESISTOR-TRMR 2K 10% C SIDE-ADJ 1-TRN	30983	ET50X202		
A8R82	0757-0916	2	2	RESISTOR 470 2% .125W F TC=0±100	24546	C4-1/8-TO-471-G		
A8R83	0757-0893	4	1 -	RESISTOR 51 2% .125W F TC=0±100	24546	CR-1/8-TO-51R0-G		
A8R84	0757-0935	5	l	RESISTOR 3K 2% .125W F TC=0±100	24546	C4-1/8-TO-3001-G		
A8R85	0757-0935	1		RESISTOR 3K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A8R86	0757-0916	2		RESISTOR 470 2% .125W F TC=0±100	24546	C4-1/8-TO-471-G		
A8R87	0757-0941	3	l	RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G		
A8R88	0757-0968	4	l	RESISTOR 68K 2% .125W F TC=0±100	2446	C4-1/8-TO-6802-G		
ABR89	0757-0924	2	l	RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G		
A8R90	0757-0900	4		RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G		
A8R91	0757-0904	8	2	RESISTOR 150 2% .125W F TC=0±100	24546	C4-1/8-TO-151-G		
A8R92	0757-0931	1 1		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
ABR93	0757-0909	3	1	RESISTOR 240 2% .125W F TC=0±100	24546	C4-1/8-TO-241-G		
A8R94	0757-0935	5	İ	RESISTOR 3K 2% .125W F TC=0±100	24546	C4-1/8-TO-3001-G		
A8R95	0757-0914	0		RESISTOR 390 2% .125W F TC=0±100	24546	C4-1/8-TO-391-G		
A8R96	0757-0941	3		RESISTOR 5.1K 2% .125W F TC=0±100	24546	C4-1/8-TO-5101-G		
A8R97	0757-0965	1		RESISTOR 51K 2% .125W F TC=0±100	24546	C4-1/8-TO-5102-G		
A8R98	0757-0931	1		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A8R99	2100-2521	6		RESISTOR-TRMR 2K 10% C SIDE-ADJ 1-TRN	30983	ET50X202		
A8R100	0757-0924	2		RESISTOR 1K 2% .125W F TC=0±100	24546	C4-1/8-TO-1001-G		
A8R101	0757-0911	7	1	RESISTOR 300 2% .125W F TC=0±100	24546	C4-1/8-TO-301-6		
A8R102	0757-0914	0		RESISTOR 390 2% .125W F TC=0±100	24546	C4-1/8-TO-391-G		
A8R103	0757-0904	8		RESISTOR 150 2% .125W F TC=0±100	24546	C4-1/8-TO-151-G		
A8R104	0757-0931	1		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A8R105	0757-0931	1		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A8R106	0757-0931	1	1	RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
ABR107	0757-0965	1		RESISTOR 51K 2% .125W F TC=0±100	24546	C4-1/8-TO-5102-G		
·		_		TERMINAL OTHER COLUMN RESCO. LETO	00.400	0000 1000		
A8TP1 - TP16 A8TP16 - TP20	0360-1682 1251-2259	0 9	15	TERMINAL-STUD SGL-TUR PRESS-MTG CONNECTOR, PC EDGE 18-CONT/ROW 2-ROWS	28480 28480	0360-1682 1251-2259		
AUTE 10 - 1F20	1231-2239	"	''	Someoforg, o abde to common emono	20700			
A8U1	1820-0306	0	3	IC DIFF AMPL TO-99 PKG	DL585	CA3028A		
A8U2	1820-0802	1	1	IC GATE ECL NOR QUAD 2-INP	04713	MC10102-		
A8U3	1820-0306	0	1	IC DIFF AMPL TO-99 -KG	3L585	CA3028A		
A8U4	1820-0477	6	3	IC OP AMP GP 8-DIP-P PKG	20545	UPC301AC		
A8U5	1820-0306	0		IC DIFF AMPL TO-99 PKG	DL585	CA3028A		
A8U6, U7	1858-0004	4	2	TRANSISTOR ARRAY 12-PIN MET TO-101	3L585	CA3049		
A8U8	1820-0477	6		IC OP AMP GP 8-DIP-P PKG	20545	UPC301AC		
A8U8 A8U9	1820-0477	6		IC OP AMP GP 8-DIP-P PKG	20545	UPC301AC		
	0380-1489	1.	1	SPACER, SNAP-IN .375-LG .280-OD NYLON	00000	ORDER BY DESCRIPTION		
	}							
!								
	1		L		1	_ t		

	I able 0-2.	Uchia	ceable	e Parts for Standard Instruments without Options (Continued)				
Reference Designation	HP Part Number	C . D	Qty	Description	Mfr Code	Mfr Part Number		
A9	05345-60099	5	1	MAIN GATE ASSEMBLY	28480	05345-60099		
A9C1	0160-3060	8	1	CAPACITOR-FXD .1UF ±20% 25VDC CER	28480	0160-3060		
A9C2	0180-1714	7	;	CAPACITOR-FXD 330UF ±10% 6VDC TA	56289	150D337X9006S2		
		3	;	CAPACITOR-FXD 180UF ±20% 6VDC TA	56289	150D187X0006R2		
A9C3	0180-1702			ł				
A9C4	0160-3875	3	1	CAPACITOR-FXD 22PF ±5% 200VDC CER 0±30	28480	0160-3875		
A9C5	0160-3879	7	22	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C6	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C7	0160-3879	7	1	CAPACITOR-FXD .01UF.±20% 100VDC CER	28480	0160-3879		
A9C8	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C9	0150-0050	9	 9	CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C10	0150-0050	9	-	CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C11	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C12	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C12	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
		7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C14 A9C15	0160-3879 0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
1.00.10	V.00 0000			•				
A9C16	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C17 - C20	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C22	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C23	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C24	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C25*	0160-3874	2	1	CAPACITOR-FXD 10UF ±5% 200WVDC	28480	0160-3874		
A9C26				NOT ASSIGNED				
A9C27	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C28	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
				CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C29	0160-3879	7			28480	0160-3879		
A9C30	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28460	0100-3079		
A9C31	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C32	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C33				NOT ASSIGNED				
A9C34	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C35	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C36	0150-0050	9		CAPACITOR-FXD 1000PF +80-20% 1KVDC CER	28480	0150-0050		
A9C37	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9C38	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A9CR1	1901-0040	,	4	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040		
A9CR2	1902-3002	3	1	DIODE-ZNR 2.37V 5% DO-7 PD=.4W TC=-0.74%	28480	1902-3002		
			١,	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040		
A9CR3	1901-0040	1	1			1901-0040		
A9CR4 A9CR5	1901-0040 1901-0040	1 1		DIODE-SWITCHING 30V 50MA 2NS DO-35 DIODE-SWITCHING 30V 50MA 2NS DO-35	28480 28480	1901-0040		
				NIBUOTOR DE QUANTA AARINA SOU ARREV COST O	00400	0100 1000		
A9L1	9100-1636	3	1	INDUCTOR RF-CH-MLD 110UH 5% .166DX .385LG	28480	9100-1636		
A9L2 A9L3	9100-0346 9100-1788	0	1	INDUCTOR RF-CH-MOD 50NHY 20% .105DX.26LG CHOKE-WIDEBAND IMP:>680 OHMS	28480 28480	9100-0346 9100-1788		
			1		1 '			
A9Q1 - Q7	1854-0071	7	12	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A9Q8	1853-0020	4	2	TRANSISTOR PNP SI PD=300MW FT=150MHZ	28480	1853-0020		
A9Q9	1854-0071	7	I	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A9Q10	1853-0020	4	I	TRANSISTOR PNP SI PD=300MW FT=150MHZ	28480	1853-0020		
A9Q11 - Q12	1854-0345	8	2	TRANSISTOR NPN SN5179 SI TO-72 PD=200MW	04713	2N5179		
A9Q13 - Q14	1854-0092	2	2	TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092		
A9Q15 Q18	1854-0071	7	_	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A9R1, R2				NOT ASSIGNED				
A9R3	0757-0931	1	}	RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A9R4	0757-0922	۱ ،	2	RESISTOR 820 2% .125W F TC=0±100	24546	C4-1/8-TO-821-G		
A9R5			-	NOT ASSIGNED				
A9R6	0757-0931	· ,		RESISTOR 2K 2% .125W F TC=0±100	24546	C4-1/8-TO-2001-G		
A9R7	3/3/-0831	1 '		NOT ASSIGNED				
A9R8	0757-0922	0		RESISTOR 820 2% .125W F TC=0±100	24546	C4-1/8-TO-821-G		
A9R9 - R14	0698-3969	5	22	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R15 - R19	0698-7205	١٠	9	RESISTOR 51.1 1% .05W F TC=0±100	24546	C3-1/8-TO-51R1-F		
A9R20	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9H20	0698-3969	5		RESISTOR ST 2% .125W F TC=0±100	28480	0090-3909		

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number		
A9R21	0683-1015	7	5	RESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1015		
	0683-1015	7		RESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1015		
A9R22								
A9R23	0757-0394	0	12	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R24	0757-0394	1 0		RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R25	0757-0394	ŏ		RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
						•		
A9R26	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R27	0757-0912	8	4	RESISTOR 330 2% .125W F TC=0±100	24546	C4-1/8-TO-331-G		
A9R28	0757-0927	5	2	RESISTOR 1.3K 2% .125W F TC=0±100	24546	4-1/8-TO-1301-G		
A9R29, R30			_	NOT ASSIGNED				
		l _		DECORTOR 64 00/ 405W ETO 0 400	00.400	0000 0000		
A9R31	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R32	0698-3969	5	-	RESISTOR 51 2% .125W FTC=0±100	28480	0698-3969		
A9R33	0757-0912	8		RESISTOR 330 2% .125W F TC=0±100	24546	C4-1/8-TO-331-G		
	0698-3969	5		RESISTOR 51 2% .125W FTC=0±100	28480	0698-3969		
A9R34								
A9R35	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R36	0757-0919	5	3	RESISTOR 620 2% .125W F TC=0±100	24546	C4-1/8-TO-621-G		
		9	3	RESISTOR 1.47K 1% .125W F TC=0±100	24546	C4-1/8-TO-1471-F		
A9R37	0757-1094	1 -	٠					
A9R38	0757-0927	5		RESISTOR 1.3K 2% .125W F TC=0±100	24546	4-1/8-TO-1301-G		
A9R39	0683-1025	9	6	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
		9	•	RESISTOR 1,47K 1% .125W F TC=0±100	24546	C4-1/8-TO-1471-F		
A9R40 .	0757-1094	9		NEGIGION 1,47N 176.123W F TU=U±100	24540	0-1/6-10-14/ 1-F		
A9R41	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R42	0683-1015	7		RESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1015		
		g '	1	RESISTOR 510 2% .125W F TC=0±100	24546	C4-1/8-TO-511-G		
A9R43	0757-0917		' '					
A9R44	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R45	0757-0912	8		RESISTOR 330 2% .125W F TC=0±100	24546	C4-1/8-TO-331-G		
A0D46	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
A9R46		1 -	۱ .					
A9R47	0757-0903	7	2	RESISTOR 130 2% .125W F TC=0±100	24546	C4-1/8-TO-131-G		
A9R48	0757-1094	1 9		RESISTOR 1.47K 1% .125W F TC=0±100	24546	C4-1/8-TO-1471-F		
A9R49	0757-0394	0		RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-T0-51R1-F		
		1 -						
A9R50	0757-0823	0	2	RESISTOR 1.82K 1% .5W F TC=0±100	28480	0757-0823		
A9R51	0757-0823	١٥		RESISTOR 1.82K 1% .5W F TC=0±100	28480	0757-0823		
A9R52	0757-0903	7	ł	RESISTOR 130 2% .125W F TC=0±100	24546	C4-1/8-TO-131-G		
			į.	l.	1	0698-3969		
A9R53 A9R54 - R55	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100 NOT ASSIGNED	28480	0098-3909		
7101104 1100					}			
A9R56 - R57				NOT ASSIGNED				
A9R58	0757-0394	0	j	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-T0-51R1-F		
A9R59	0757-0912	8	1	RESISTOR 330 2% .125W F TC=0±100	24546	C4-1/8-TO-331-G		
A9R60 .	0698-3969	5	1	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R61	0698-3969	5	1	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R62	0757-0898	9	1 1	RESISTOR 82 2% .125W F TC=0±100	24546	C4-1/8-TO-82R0-G		
			Ι ΄		1	C4-1/8-TO-51R1-F		
A9R63	0757-0394	0	l	RESISTOR 51.1 1% .125W F TC=0±100	24546			
A9R64	0698-3969	5	l	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R65	0757-0394	0	1	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R66	0757-0394			RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R67	0/3/-0394	"	ĺ	NOT ASSIGNED	1			
A9R68	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
		1	l		24546	C4-1/8-TO-51R1-F		
A9R69	0757-0394	0	1	RESISTOR 51.1 1% .125W F TC=0±100	24346	04-1/0-10-31R1-F		
A9R70	I		1	NOT ASSIGNED		1		
A9R71	0698-3378	0	20	RESISTOR 51 5% .125W CC TC=-270/+540	01121	BB5105		
A9R72		1	I	NOT ASSIGNED	1			
	0000 0000	۱ ـ	1	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R73	0698-3969	5	1			1		
A9R74	0698-3969	5	ł	RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R75	0698-3378	0		RESISTOR 51 5% .125W CC TC=-270/+540	01121	BB5105		
A9R76	0683-5115	6		RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A9H76 A9R77	0683-5115	0	2	RESISTOR 15 5% .25W FC TC=-400/+500	01121	CB1505		
			ا ا			1		
A9R78	0757-0919	5	i .	RESISTOR 620 2% .125W F TC=0±100	24546	C4-1/8L-TO-621-G		
A9R79	0757-0394	0	1	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R80		1		NOT ASSIGNED	,			
A9R81	0683-5115	6		RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A9R82	0757-0394	0	1	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R83	0757-0394	0	I	RESISTOR 51.1 1% .125W F TC=0±100	24546	C4-1/8-TO-51R1-F		
A9R84	0683-1505	٥	1	RESISTOR 15 5% .25W FC TC=-400/+500	01121	CB1505		
		5	1	RESISTOR 620 2% .125W F TC=0±100	24546	C4-1/8L-TO-621-G		
A9R85	0757-0919	1 5	1	NEGIGION 020 276 . 125W F 10=0±100	24546	- 1/0L-10-021-G		
	1	1		1	1	1		
	1	1]		1	1		
	1							

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference	HP Part	С	Qty	Description	Mfr	Mfr Part Number		
Designation	Number	D	Gry	Description	Code	war Fart Number		
		+ -			 	 		
A9R86	0683-2015	9	3	RESISTOR 200 5% .25W FC TC=-400/+600	01121	CB2015		
A9R87	0683-2015	9	l	RESISTOR 200 5% .25W FC TC=-400/+600	01121	CB2015		
			1					
A9R88 - R92	0683-5115	6]	RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A9R93	0698-3378	0	Í	RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R94	0683-5115	6		RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A9R95	0683-5115	6		RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
i		1						
A9R96	0683-5115	6		RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A9R97	0683-2015	9		RESISTOR 200 5% .25W FC TC=-400/+600	01121	CB2015		
A9R98	0757-0900	4	2	RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G		
A9R99	0757-0900	4	_	RESISTOR 100 2% .125W F TC=0±100	24546	C4-1/8-TO-101-G		
A9R100	0683-1015	7		RESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1015		
7.511100	0000 1010	'		1120101011100070.201110100	0.12	05.0.0		
A9R101	0683-1015	7		RESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1015		
A9R102 - R105	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025		
						I .		
A9R106 - R109	0698-7205	0		RESISTOR 51.1 1% .05W F TC=0±100	24546	C3-1/8-TO-51R1-F		
A9R110	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R111 - R115	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
Ī					i			
A9R116	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R117 - R119		1		NOT ASSIGNED		1		
A9R120	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R121	0757-0394	0	1	RESISTOR 51.1 1% .125W TC=0+-100	28480	0757-0394		
A9R122 - R124	:			NOT ASSIGNED				
A9R125	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
71011120	5556-5565	اٽا				-5555		
A02106	0000 2270			DESISTOR 61 69/ 126W CC TC- 470/-540	01121	BB5105		
A9R126	0698-3378			RESISTOR 51 5% .125W CC TC=-470/+540	l	•		
A9R127	0698-3969	5		RESISTOR 51 2% .125W F TC=0±100	28480	0698-3969		
A9R128	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R129	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R130	0698-3378	0		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R131	0698-3378	ا ہ ا		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R132	0698-3378	ا ہ ا		RESISTOR 51 5% .125W CC TC=-470/+540	01121	BB5105		
A9R133	0698-6000	1	3	RESISTOR 2.7K 5% .125W CC TC=-350/+857	01121	BB2725		
A9R134	0698-6000	i		RESISTOR 2.7K 5% .125W CC TC=-350/+857	01121	BB2725		
					01121	BB2725		
A9R135	0698-6000	1 1		RESISTOR 2.7K 5% .125W CC TC=-350/+857	1			
A9R136	0757-0934	4		RESISTOR 2.7K 2% .125W F TC=0±100	24546	C4-1/8-TO-2701-G		
			_					
A9U1	5088-7082	3	7	IC EECC D3-1 GATE	28480	5088-7082		
A9U2	5088-7081	2	4	IC EECL 3-IN MUX	28480	5088-7081		
A9U3	1DC9-0001	9	2	IC-DIGITAL BI-QUIN ECL COUNTER	28480	1DC9-0001		
A9U4	5088-7081	2		IC EECL 3-IN MUX	28480	5088-7081		
A9U5 .	5088-7081	2		IC EECL 3-IN MUX	28480	5088-7081		
A9U6	5088-7082	3		IC EECC D3-1 GATE	28480	5088-7082		
A9U7	5088-7081	2		IC EECL 3-IN MUX	28480	5088-7081		
A9U8	5088-7080	1	5	IC B196D-0100 FF	28480	5088-7080		
A9U9		9	2	IC-DIGITAL BI-QUIN ECL COUNTER	28480	1DC9-0001		
	1DC9-0001	1	4		28480	5088-7080		
A9U10	5088-7080	1 ' 1		IC B196D-0100 FF	20400	3330-7000		
A01111	E000 7000	,		IC B196D-0100 FF	28480	5088-7080		
A9U11	5088-7080	1 1				1		
A9U12	5088-7082	3		IC EECC D3-1 GATE	28480	5088-7082		
A9U13	5088-7080	1		IC B196D-0100 FF	28480	5088-7080		
A9U14	5088-7080	1		IC B196D-0100 FF	28480	5088-7080		
A9U15	5088-7080	1		IC B196D-0100 FF	28480	5088-7080		
						i .		
A9Z1	9100-1788	6		CORE-FERRITE CHOKE-WIDEBAND; IMP;>680	28480	9100-1788		
						I		
	5000-9043	6	1	PIN, PC BOARD EXTRACTOR	28480	5000-9043		
ļ	5040-6843	2	1	EXTRACTOR, PC BOARD	28480	5043-6843		
	0360-0124	3	18	CONNECTOR, SGL CONT PIN .04-IN-BSC-SZ RND	28480	0360-0124		
ŀ	0380-0306	5	1	STANDOFF RIVET-ON .562-IN-LG .152-IN ID	00000	ORDER BY DESCRIPTION		
ļ	1250-0836	2	2	CONNECTOR-RF SMC M PC 60-OHM	28480	1250-0836		
ļ	1230-0030		۷	CONTROLOGICAL SING IN FO GOODIN	20400	1230-0000		
ļ				•				
				•				
}								
ļ								
ļ		i			1	1		
ļ					1	1		
ļ		l i						
Ī		1 1			,	1		

Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number		
A10	05345-60050	8	1	GATE CONTROL ASSEMBLY	28480	05345-60050		
A10C1 - C3	0160-3879	7	5	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A10C4	0160-3878	6	2	CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878		
A10C5	0150-0122	6	1	CAPACITOR-FXD 2000PF ±20% 500VDC CER	28480	0150-0122		
		1 . [CARACITOR EVE 1000RE 100% 100MRC CER	28480	0160-3878		
A10C6 A10C7	0160-3878 0160-2198	6	1	CAPACITOR-FXD 1000PF ±20% 100VDC CER CAPACITOR-FXD 20PF ±5% 300VDC MICA	28480	0160-2198		
A10C8	0160-2198	2	1	CAPACITOR-FXD 910PF ±5% 100VDC MICA	28480	0160-0945		
A10C9	0160-3876	4	1	CAPACITOR-FXD 47PF ±20% 200VDC CER	28480	0160-3876		
A10C10	0180-3074		1	CAPACITOR-FXD 15UF ±20% 30VDC TA	56289	150D156X9020B2		
A10C11 - C12	0160-3879	7	1	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
A1C13	0160-3789	8	1	CAPACITOR-FXD .01UF ±20% 50WVDC CER	28480	0160-3789		
A10CR1 - CR4	1901-0040	1	4	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040		
A10CR5	1901-0535	9	12	DIODE-SM SIG SCHOTTKY	28480	1901-0535		
A10CR6	1901-0028	5	`	DIODE-PWR RECT 400V 750MA DO-29	28480	1901-0028		
A10CR7, CR8	1901-0535	9		DIODE-SM SIG SCHOTTKY	28480	1901-0535		
A10Q1 - Q6	1854-0071	7	10	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A10Q7	1853-0015	7	7	TRANSISTOR PNP SI PD=200MW FT=500MHZ	28480	1853-0015		
A10Q8- Q11	1854-0071	7		TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071		
A10Q12	1853-0015	7		TRANSISTOR PNP SI PD=200MW FT=500MHZ	28480	1853-0015		
A10Q13	1854-0092	2		TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092		
A10Q14	1854-0092	2		TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092		
A10Q15 - Q19	1853-0015	7		TRANSISTOR PNP SI PD=200MW FT=500MHZ	28480	1853-0015		
A10Q20	1854-0009	1 1	1	TRANSISTOR NPN SI PD=300MW FT=600MHZ	04713	2N709		
A10R1	1810-0041	9	1	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041		
A10R2	0683-1035	1	15	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R3	0683-1035	1 1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R4	0683-1025	9		RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB-1025		
A10R5	0683-1025	9	2	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB-1025		
A10R6	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R7	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R8	0757-0407	6	5	RESISTOR 200 1% .125W F TC=0±100	24546 01121	C4-1/8-TO-2-1-F CB1035		
A10R9 A10R10	0683-1035 0757-0407	6		RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 200 1% .125W F TC=0±100	24546	C4-1/8-TO-2-1-F		
				DECISION OF ANY 2014 FOR TO 4004 700	01121	CB1035		
A10R11 - R14 A10R15	0683-1035 0757-0420	3	2	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 750 1% .125W F TC=0±100	24546	C4-1/8-TO-751-F		
A10R16	0757-0420	3		RESISTOR 750 1% .125W F TC=0±100	24546	C4-1/8-TO-751-F		
A10R17	0757-0417	8	2	RESISTOR 562 1% .125W F TC=0±100	24546	C4-1/8-TO-562R-F		
A10R18	0757-0407	ĕ	_	RESISTOR 200 1% .125W F TC=0±100	24546	C4-1/8-TO-2-1-F		
A10R19	0757-0279	۱ ٥	1	RESISTOR 3.16K 1% .125W F TC=0±100	24546	C4-1/U-T0-3161-F		
A10R20	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R21	0757-0283	6	1	RESISTOR 2K 1% .125W F TC=0±100	24546	C4-1/8-TO-2001-F		
A10R22	0683-5105	4	6	RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105		
A10R23	0683-1035	1	Ì	RESISTOR 10K 5% .25W FC TC≈-400/+700	01121	CB1035		
A10R24	0683-5115	6	1	RESISTOR 510 5% .25W FC TC=-400/+600	01121	CB5115		
A10R25	0683-9115	4	1	RESISTOR 910 5% .25W FC TC=-400/+600	01121	CB9115		
A10R26	0683-1225	1	1	RESISTOR 1.2K 5% .25W FC TC=-400/+700	01121	CB1225		
A10R27	0757-0403	2	3	RESISTOR 121 1% .125W F	28480	0757-0403		
A10R28	0683-4715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715		
A10R29	0757-0407	6		RESISTOR 200 1% .125W F TC=0±100	24546	C4-1/8-TO-2-1-F		
A10R30	0757-0407	6		RESISTOR 200 1% .125W F TC=0±100	24546	C4-1/8-TO-2-1-F		
A10R31	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R32	0757-0417	8		RESISTOR 562 1% .125W F TC=0±100	24546 01121	C4-1/8-TO-562R-F CB2025		
A10R33	0683-2025 0683-2025	1 1	4	RESISTOR 2K 5% .25W FC TC=-400/+700 RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025 CB2025		
A10R34 A10R35	0683-2025	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
AtoBoo	0000 0440	_	3	RESISTOR 383 1% .125W F TC=0±100	24546	C4-1/-TO-383R-F		
A10R36 A10R37	0698-3446 0698-3446	3	3	RESISTOR 383 1% .125W F TC=0±100 RESISTOR 383 1% .125W F TC=0±100	24546	C4-1/-TO-383R-F		
A10H37 A10R38	0698-3446	1	1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
A10R39	0757-0400	و ا	1	RESISTOR 10K 3% .25W FC TC=-400/F700	24546	C4-1/8-TO-90R9-F		
A10R40	0683-2025	1	1	RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025		
ĺ]					
	1					<u> </u>		

A10R41 A10R42 A10R42 A10R43 A10R44 A10R45 A10R46 A10R47 A10R48	HP Part Number 0683-2225 0698-0083 0757-0440	C D	Qty 1	Description	Mfr Code	Mfr Part Number
A10R41 A10R42 A10R43 A10R44 A10R45 A10R46 A10R47 A10R48	0683-2225 0698-0083 0757-0440	3			Code	
A10R42 A10R43 A10R44 A10R45 A10R46 A10R47 A10R48	0698-0083 0757-0440				1	1
A10R42 A10R43 A10R44 A10R45 A10R46 A10R47 A10R48	0698-0083 0757-0440					
A10R43 A10R44 A10R45 A10R46 A10R47 A10R48	0757-0440		1	RESISTOR 2.2K 5% .25W FC TC=-400/+700	01121	CB2225
A10R44 A10R45 A10R46 A10R47 A10R48		8	1	RESISTOR 1.96K 1% .125W F TC=0±100	24546	C4-1/8-TO-1961-F
A10R45 A10R46 A10R47 A10R48		7	1	RESISTOR 7.5K 1% .125W F TC=0±100	24546	C4-1/8-TO-7501-F
A10R45 A10R46 A10R47 A10R48	0698-3151	7	1	RESISTOR 2.87K 1% .125W F TC=0±100	24546	C4-1/8-TO-2871-F
A10R46 A10R47 A10R48	0757-0427	1 6	1	RESISTOR 1.5K 1% .125W F TC=0±100	24546	1
A10R47 A10R48	0/5/-042/	'	'	RESISTOR 1.5K 1% .125W F 1C=0±100	24546	C4-1/8-TO-1501-F
A10R47 A10R48	0757-0918	4	1	RESISTOR 560 2% .125W F TC=0±100	24546	C4-1/8-TO-561-G
A10R48						
	0683-5105	4		RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
	0683-5105	4		RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
A10R49	0757-0955	9	1	RESISTOR 20K 2% .125W F TC=0±100	24546	C4-1/8-TO-2002-G
A10R50	0757-0946	8	1	RESISTOR 8.2K 2% .125W F TC=0±100	24546	C4-1/8-TO-8201-G
		1 [
A10R51	0683-2025	1 1		RESISTOR 2K 5% .25W FC TC=-400/+700	01121	CB2025
A10R52	0698-3442	9	1	RESISTOR 237 1% .125W F TC=0±100	24546	C4-1/8TO-237R-F
A10R53	0683-4715	1 0 1	5	RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
I .		0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
A10R54	0683-4715					
A10R55	0683-4715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
A10DEC	0698-3444	,	1	RESISTOR 316 1% .125W F TC=0±100	24546	CR-1/8-TO-316R-F
A10R56						1
A10R57	0698-3441	8	1	RESISTOR 215 1% .125W F TC=0±100	24546	C4-1/8-TO-215R-F
A10R58	0698-3446	3		RESISTOR 383 1% .125W F TC=0±100	24546	C4-1/8-TO-383R-F
A10R59	0683-4715			RESISTOR 470 5% .25W FC TC=-400/+600	. 01121	CB4715
A10R60	0683-4715	ŏ		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
	- ··· ·-	1				
A10R61	0757-0403	2		RESISTOR 121 1% .125W F	28480	0757-0403
A10R62	0683-5105	4		RESISTOR 51 5% ,25W FC TC=-400/+500	01121	CB5105
		4		RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
A10R63	0683-5105					
A10R64	0683-4715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
A10R65	0683-4715			RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
						1
A10R66	0683-4715	0		RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715
A10R67	0683-5105	4		RESISTOR 51 5% .25W FC TC=-400/+500	01121	CB5105
A10R68	1810-0318	3	2	NETWORK RESISTOR 6-SIP 1.0K OHM X 5	01121	206A102
A10R69	1810-0318	l ă l	-	NETWORK RESISTOR 6-SIP 1.0K OHM X 5	01121	206A102
			_		I	1
A10R70	1810-0204	6	1	NETWORK RESISTOR 8-SIP 1.0K OHM X 7	01121	208A102
440074	1010 0000	ا ہا	1	NETWORK RESISTOR 8-SIP 470.0 OHM X 7	01121	208A471
A10R71	1810-0203	5		· ·		
A10R72	0683-1525	4	1	RESISTOR 1.5K 5% .25W FC TC=-400/+700	01121	CB1525
A10R73 - R80		1 1		NOT ASSIGNED		
A10R81	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035
		1 _ 1				0.17.00.1
A10U1	1820-0054	5	1	IC GATE TTL NAND QUAD 2-INP	01295	SN7400N
A10U2	1820-1197	9	2	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N
A10U3	1820-3124	1 1	3	IC XLTR ECL TTL-TO-ECL QUAD 2-INP	04713	MC10124P
A10U4	1820-0174		1	IC INV TTL HEX	01295	SN7404N
					1	1
A10U5	1820-0094	3	2	IC GATE DTL NAND QUAD 2-INP	01295	SN145846N
A10116	1820-0077	2	2	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	SN7474N
A10U6	1820-0077		4		L L	
A10U7	1820-0094	3		IC GATE DTL NAND QUAD 2-INP	01295	SN145846N
A10U8	1820-1470	1 1	2	IC MUXR/DATA-SEL TTL LS 2-TO-1 LINE QUAD	01295	SN74LS157N
A10U9	1820-1199	1 1	2	IC DM74LS04N	27014	SN7404
A10U10	1820-1210	7	1	IC GATE TTL LS AND-OR-INV DUAL 2-INP	01295	SN74LS51N
			j			
A10U11	1820-0802	1 1	3	IC GATE ECL NOR QUAD 2-INP	04713	MC10102P
A10U12	1820-0077	2		IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	SN7474N
A10U13	1820-1197	9		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N
		1 1		IC MUXR/DATA-SEL TTL LS 2-TO-1 LINE QUAD	01295	SN74LS157N
A10U14	1820-1470 1820-0068	1 1	1	IC-GATE TTL NAND TPL 3-INP	01295	SN7410N
A10U15	1020-0008	'	'	IO-DATE I LEMMO IFE SIME	01293	3117101
A10U16	1820-1199	1		IC INV TTL LS HEX 1-INP	01295	SN74LS04N
A10U17	1820-0803	2	1	IC GATE ECL OR-NOR TPL	04713	MC10105P
						1
A10U18	1820-0806	5	1	IC GATE ECL OR-NOR DUAL 4-5-INP	04713	MC10109P
A10U19	1820-3124	1 1		IC XLTR ECL TTL-TO-ECL QUAD 2-INP	04713	MC10124P
A10U20	1820-3125	7	1	IC XLTR ECL ECL-TO-TTL QUAD 2-INP	04713	MC10125P
					1	
A10U21	1820-0802	1 1		IC GATE ECL NOR QUAD 2-INP	04713	MC10102P
A10U22	1820-0817	8	1	IC FF ECL D-M/S DUAL	04713	MC10131P
A10U23	1820-0802	1 1		IC GATE ECL NOR QUAD 2-INP	04713	MC10102P
A10U24	1820-1173	1 1		IC XLTR ECL TTL-TO-ECL QUAD 2-INP	04713	MC10124NL
	· ····					
MP1	5000-9043	6	1	PIN, PC BOARD EXTRACTOR	28480	5000-9043
MP2	5040-6843	2	1	EXTRACTOR PC BOARD 28480	28480	5040-6843
			;		1	
1					<u> </u>	
•						1

	Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number			
A11	05345-60011	1	1	SCALER ASSEMBLY	28480	05345-60011			
A11C1	0160-3879	7	4	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879			
A11C2	0160-3879	7 1		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879			
A11C3	0180-2929.	7	2	CAPACITOR-FXD 68UF +-10% WVDC	28480	0180-2929			
A11C4	0160-3879	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879			
A11C5	0180-0354	9	1	CAPACITOR-FXD 40UF +5% 10VDC TA	56289	150D406X5010B2			
A11C6	0180-2929	7		CAPACITOR-FXD 68UF +10% WVDC	28480	0180-2929			
A11C7	0180-1701	2	1	CAPACITOR-FXD 6.8UF +20% 6VDC TA	56289	150D685X0006A2			
A11C8 A11C8	0160-3879 0160-38	7		CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879			
A11CR1 - CR4 A11CR5	1901-0535	9	8	DIODE-SM SIG SCHOTTKY NOT ASSIGNED	28480	1901-0535			
A11CR6	1901-0028	5	2	DIODE-PWR RECT 400V 750MA DO-29	28480	1901-0028			
A11CR7	1901-0028	5	_	DIODE-PWR RECT 400V 750MA DO-29	28480	1901-0028			
A11CR8	1901-0535	9		DIODE-SM SIG SCHOTTKY	28480	1901-0535			
A11CR9	1901-0535	9		DIODE-SM SIG SCHOTTKY	28480	1901-0535			
A11CR10	1901-0040	1	2	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040			
A11CR11,	1901-0535	9		DIODE-SM SIG SCHOTTKY	28480	1901-0535			
A11CR12	1901-0040	1		DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040			
A11CR13	1901-0535	9		DIODE-SM SIG SCHOTTKY	28480	1901-0535			
A11MP1 A11MP2	5000-9043 5040-6843	6 2	1	PIN-PC BOARD EXTRACTOR EXTRACTOR, PC BOARD	28480 28480	5000-9043 5040-6843			
A11Q1	1854-0092	2	4	TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092			
A11Q2	1854-0092	2	7	TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092			
A11Q2 A11Q3	1854-0809	9	2	TRANSISTOR NPN SI PD=300MW FT=600MHZ	04713	SN709			
	1854-0092	2	*	TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092			
A11Q4 A11Q5	1854-0092	2		TRANSISTOR NPN SI PD=200MW FT=600MHZ	28480	1854-0092			
A11Q6	1854-0809	9		TRANSISTOR NPN SI PD=300MW FT=600MHZ	04713	SN709			
A11Q7	1854-0071	7	1	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071			
A11Q8	1854-0560	9	1	TRANSISTOR NPN SI DARL PD=310MW	04713	MPSA12			
A11R1	0683-1315	۱ 。	2	RESISTOR 130 5% .25W FC TC=-400/+600	01121	CB1315			
A11R2	0683-2715	6	2	RESISTOR 270 5% .25W FC TC=-400/+600	01121	CB2715			
A11R3	1810-0055	5	3	NETWORK RESISTOR 9-SIP 10.0K 0HM X 8	28480	1810-0055			
A11R4	0683-1315	0	_	RESISTOR 130 5% .25W FC TC=-400/+600	01121	CB1315			
A11R5	0683-1035	1	6	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R6	1810-0055	5		NETWORK RESISTOR 9-SIP 10.0K 0HM X 8	28480	1810-0055			
A11R7	0683-2715	6		RESISTOR 270 5% .25W FC TC=-400/+600	01121	CB2715			
A11R8	0683-6815	5	2	RESISTOR 680 5% .25W FC TC=-400/+600	01121	CB6815			
A11R9	0683-6815	5		RESISTOR 680 5% .25W FC TC=-400/+600	01121	CB6815			
A11R10	0683-4715	ō	2	RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715			
A11R11	0683-4715	١,	ļ	RESISTOR 470 5% .25W FC TC=-400/+600	01121	CB4715			
A11R12	0683-1035	1	1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R13	0683-1035	1 1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R14	1810-0041	9	1	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041			
A11R15	0683-3925	2	1	RESISTOR 3.9K 5% .25W FC TC=-400/+700	01121	CB3925			
A11R16				NOT ASSIGNED		000015			
A11R17	0683-2015	9	1	RESISTOR 200 5% .25W FC TC=-400/+600	01121	CB2015			
A11R18	1810-0055	5	1	NETWORK RESISTOR 9-SIP 10.0K 0HM X 8	28480	1810-0055			
A11R19 A11R20	0698-3150	6	1	NOT ASSIGNED RESISTOR 2.37KK 1% .125W F TC=0+-100	24546	C4-1/8-TO-2371-F			
				RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R21	0683-1035	4	1 1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB3315			
A11R22	0683-3315	1	Ι '	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R23	0683-1035		1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R24 A11R25	0683-1035 0683-2435	7	1	RESISTOR 10K 5% .25W FC 1C=-400/+700 RESISTOR 24K 5% .25W FC TC=-400/+800	01121	CB2435			
A11R26	0683-1035	1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R27	0683-1035	l i		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035			
A11R28	0683-1025	و ا] ₂	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025			
A11R29	0683-1025	9	-	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025			

Reference	HP Part	С			Mfr	
Designation	Number	D	Qty	Description	Code	Mfr Part Number
Designation	110111001	+-				
A11U1	1820-0307	1	1	IC INV DTL HEX	01295	SN15386N
A11U2	1820-1425	6	1	IC-SCHMITT-TRIG TTL LS NAND QUAD 2-INP	01295	SN74LS132N
A11U3	1820-1202	7	1	IC TAGE TTL LS NAND TPL 3-INP	01295	SN74LS10N
			I			
A11U4	1820-0495	8	1	IC DCDR TTL 4-TO-16-LINE 4-INP	01295	SN74154N
A11U5	1820-1204	9	, 3	IC GATE TTL LS NAND DUAL 4-INP	01295	SN74LS20N
A11U6	1820-0094	3	2	IC GATE DTL NAND QUAD 2-INP	01295	SN14846N
A11U7	1820-0094	3		IC GATE DTL NAND QUAD 2-INP	01295	SN14846N
A11U8	1820-0207	ō	1	IC MV TTL MONOSTBL RETRIG-RESET	04713	MC8601P
			1	IC MUXP/DATA-SEL TTL 4-TO-1 LINE DUAL		MC8309P
A11U9	1820-0610	9	2	1	04713	
A11U10	1820-1199	1	1	IC INV TTL LS HEX 1-INP	01295	SN74LS04N
A11U11	1820-1204	9		IC GATE TTL LS NAND DUAL 4-INP	01295	SN74LS20N
A11U12	1820-1204	9		IC GATE TTL LS NAND DUAL 4-INP	01295	SN74LS20N
A11U13	1820-0610	9		IC MUXR/DATA-SEL TTL 4-TO-1 LINE DUAL	04713	MC8309P
		ž		IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	SN7474N
A11U14	1820-0077	0	1 2	IC INV TTL HEX	01295	SN7404N
A11U15	1820-0174			ICHAY ITEREX	01293	311/40411
A11U16	1820-2316	6	4	IC CNTR TTL DECD HEX	28480	1820-2316
A11U17	1820-2316	6		IC CNTR TTL DECD HEX	28480	1820-2316
A11U18	1820-2316	6		IC CNTR TTL DECD HEX	28480	1820-2316
A11U19	1820-2316	6		IC CNTR TTL DECD HEX	28480	1820-2316
A11U20	1820-1198	0	3	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS03N
A11U21	1820-0174	0		IC INV TTL HEX	01295	SN7404N
A11U22	1820-1869	2	2	IC DIGITAL TTL 74S196CTR	01295	SN74S196N
A11U23	1820-3125	7	2	IC XLTR ECL ECL-TO-TTL QUAD 2-INP	04713	MC10125P
A11U24	1820-1198	ó	_	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS03N
A11U25	1820-1470	1	1	IC MUXR/DATA SEL TTL LS 2-TO-1 LINE QUAD	01295	SN74LS157N
A11U26	1820-1015	0	1	IC MUXR/DATA SEL TTL S 2-TO-1 LINE QUAD	01295	SN74S158N
A11U27	1820-3125	7		IC XLTR ECL ECL-TO-TTL QUAD 2-INP	04713	MC10125P
A11U28	1820-1198	0		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS03N
A11U29	1820-1869	2		IC DIGITAL TTL 74S196CTR	01295	SN74S196N
A11W1 - W2	8159-0005	0	2	RESISTOR, ZERO OHM	28480	8159-0005
	0360-0124	3	7	CONNECTOR-SGL CONT PIN .04-IN BSC SZ RND	28480	0360-0124

Mfr Code
able Parts) 28480 35345-60121 28480 505345-6013 A 56289 28480 150D335X0015A2 0160-3879 28480 28480 1200-0487 28480 5000-9043 28480 5040-6843 C5 91637 CSP06F07-132J UAD 07263 01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS3AN 01295 SN74LS10N EAR 01295 DGE-TRIG DGE-TRIG 01295 DGE-TRIG DGE-TRIG DGE-TRIG DGE-TRIG DGE-TRIG
A
A 56289 150D335X0015A2 0160-3879 28480 1200-0487 28480 5000-9043 28480 5040-6843 UAD 07263 9322PC 01295 SN74LS83AN 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS10N EAR 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS74AN 01295 SN74LS74AN 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS157N SN74LS157N
28480 0160-3879 28480 1200-0487 28480 5000-9043 28480 5040-6843 C 5 91637 CSP06F07-132J JAD 07263 9322PC 01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS10N EAR 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS161AN 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS15N O1295 SN74LS13N O1295 SN74LS10N DGE-TRIG 01295 SN74LS132N 01295 SN74LS10N 2-INP 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS10N DGE-TRIG 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS6N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 01295 SN74LS161AN
28480 1200-0487 28480 5000-9043 28480 5040-6843 C5 91637 CSP06F07-132J UAD 07263 9322PC 01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS75N 01295 SN74LS10N EAR 01295 SN74LS10N EAR 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS161AN 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS75N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS2N 01295 SN74LS74AN 2-INP 01295 SN74LS132N 01295 SN74LS74AN 2-INP 01295 SN74LS132N 01295 SN74LS74AN 01295 SN74LS74AN 01295 SN74LS75N 01295 SN74LS132N 01295 SN74LS75N 01295 SN74LS161AN
28480 5000-9043 28480 5040-6843 C5 91637 CSP06F07-132J JAD 07263 9322PC 01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS161NN EAR 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS0N 2-INP 01295 SN74LS0N 2-INP 01295 SN74LS12N 01295 SN74LS0N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS0N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS12N 01295 SN74LS132N 01295 SN74LS12N 01295 SN74LS161AN DGE-TRIG 01295 SN74LS161AN 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS75N DGE-TRIG 01295 SN74LS161AN
28480 5040-6843 (5 91637 CSP06F07-132.J JAD 07263 9322PC 01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS35N 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS161AN DGE-TRIG 01295 SN74LS12N 01295 SN74LS02N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS161AN 2-INP 01295 SN74LS12N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS161AN DGE-TRIG 01295 SN74LS161AN 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS161AN
Section
DAD
01295 SN74LS83AN 01295 SN74LS83AN 01295 SN74LS75N 01295 SN74LS10N EAR 01295 SN74LS10N EAR 01295 SN74LS1AN 01295 SN74LS1AN 01295 SN74LS1AN 01295 SN74B9N 04713 MC1808P 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS186N 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS74AN 2-INP 01295 SN74LS12N 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS74AN 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN
01295 SN74LS83AN 01295 SN74LS75N 01295 SN74LS10N EAR 01295 SN74TAN 01295 SN74LS14N 01295 SN74LS14N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS12N 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS2ON 01295 SN74LS161AN 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 01295 SN74LS161AN
01295 SN74LS75N O1295 SN74LS10N EAR
O1295 SN74LS10N
DGE-TRIG D1295 DGE-TRIG D1295 D12
01295 SN74LS14N SN7489N O4713 MC1808P SN74LS161AN O1295 SN74LS132N O1295 SN74LS132N O1295 SN74LS02N O1295 SN74LS02N O1295 SN74LS132N O1295 SN74LS132N O1295 SN74LS74AN O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS2N O1295 SN74LS161AN O1295 SN74LS161AN O1295 SN74LS161AN O1295 SN74LS02N O1295 SN74LS02N O1295 SN74LS161AN O1295 SN74LS161AN O1295 SN74LS161AN O1295 SN74LS02N O1295 SN74LS02N O1295 SN74LS161AN O1295 SN7
01295 SN74LS14N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS132N 01295 SN74LS74AN 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS2N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS0N 01295 SN74LS161AN 01295 SN74LS0N 01295 SN74LS161AN 01295 SN74LS1
01295
04713 MC1808P 01295 SN74LS161AN 01295 SN74LS86N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS74AN 2-INP 01295 SN74LS132N 04713 MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N UAD 07263 9322PC E QUAD 01295 SN74LS157N
DGE-TRIG 01295 SN74LS161AN 01295 SN74LS86N 2-INP 01295 SN74LS132N 01295 SN74LS02N SN74LS02N 01295 SN74LS74AN SN74LS74AN 2-INP 01295 SN74LS132N UAL 04713 MC8309P 01295 SN74LS20N 01295 01295 SN74LS75N 01295 DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN 01295 DGE-TRIG 01295 SN74LS161AN 01295 SN74LS86N 01295 01295 SN74LS161AN 01295 01295 SN74LS02N 01295 UAL 04713 MC8309P 2-INP 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS157N
2-INP 01295 SN74LS86N 01295 SN74LS132N 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS74AN 2-INP 01295 SN74LS132N 04713 MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS161AN
2-INP 01295 SN74LS132N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS74AN 01295 SN74LS132N MC8309P 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS157N 01295 SN74LS157N
01295 SN7425N 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS74AN 2-INP 01295 SN74LS132N 04713 MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS100N 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN
01295 SN74LS02N 01295 SN74LS74AN 2-INP
2-INP 01295 SN74LS132N MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS02N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS157N 01295 SN74LS157N 01295 SN74LS157N
2-INP
UAL 04713 MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS157N E QUAD 01295 SN74LS157N
UAL 04713 MC8309P 01295 SN74LS20N 01295 SN74LS20N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS00N 01295 SN74LS157N E QUAD 01295 SN74LS157N
01295 SN74LS20N 01295 SN74B9N 01295 SN74B9N 01295 SN74B9N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS86N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN
01295 SN7489N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS75N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS6N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS167N E QUAD 01295 SN74LS157N
01295 SN74LS75N 01295 SN74B9N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS02N UAL 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS132N 01295 SN74LS161AN 01295 SN74LS161AN 01295 SN74LS00N 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
DGE-TRIG 01295 SN74LS161AN DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN SN74LS86N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N 9322PC EQUAD 01295 SN74LS157N EQUAD 01295 SN74LS157N
DGE-TRIG 01295 SN74LS161AN DGE-TRIG 01295 SN74LS161AN 01295 SN74LS161AN SN74LS86N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
DGE-TRIG 01295 SN74LS161AN 01295 SN74LS86N SN74LS86N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
01295 SN74LS86N 01295 SN74LS02N UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N UAD 07263 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N UAD 07263 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
UAL 04713 MC8309P 2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N UAD 07263 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
2-INP 01295 SN74LS132N DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N UAD 07263 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
DGE-TRIG 01295 SN74LS161AN 01295 SN74LS00N 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N SN74LS157N SN74LS157N
01295 SN74LS00N 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
UAD 07263 9322PC E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
E QUAD 01295 SN74LS157N E QUAD 01295 SN74LS157N
E QUAD 01295 SN74LS157N
E QUAD 01295 SN74LS157N
01295 SN74LS10N

	Table U-Z.	vehi	aceasi	e Parts for Standard Instruments without O	buous (co	intinueu)
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A14	05345-60144	1	1	QUALIFIER ASSEMBLY (SERIES 3103A)	28480	05345-60144
C1	0160-0576	5	11	CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C2		5	''	CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	
	0160-0576				1	S4205C104MAAH
С3	0180-3845	9	1 1	CAPACITOR-FXD 4.7UF +10% 35V TA	56289	299D475X9035CB1
C4	0160-0576	5	l	CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C5	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C6 C7	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER NOT ASSIGNED	04222	S4205C104MAAH
C8	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C9	0160-0576	5	l i	CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C10	0.00 00.0	ľ		NOT ASSIGNED		0420001041117411
C11	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
I		5			1	· ·
C12	0160-0576	1 2		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C13		1 1		NOT ASSIGNED		
C14	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
C15	0160-0576	5		CAPACITOR-FXD 0.1UF +-20% 50V CER	04222	S4205C104MAAH
MD4	E000 0040			DIAL EXTRACTOR	00400	5000 0043
MP1	5000-9043	6	1	PIN- EXTRACTOR	28480	5000-9043
MP2	5040-6843	2	1	EXTRACTOR- BLACK	28480	5040-6843
R1	1810-0278	4	1	NETWORK RESISTOR 10-SIP 3.3K OHM X 9	91637	MSP10A01
		8	2		1	1
R2 R3	1810-0206 1810-0206	8	2	NETWORK RESISTOR 8-SIP 10.0K OHM X 7 NETWORK RESISTOR 8-SIP 10.0K OHM X 7	11236 11236	750-81 750-81
1.5	1010-0200			NETWORK REGIOTOTION IN INCOMMENT	1 1200	755-61
U1	1820-3294	1 1	1	IC FF TTL/ALS D-TYPE POS-EDGE TRIG	01295	SN74ALS374N
U2	1820-2739	7	2	IC-GATE TTL/ALS NOR QUAD 2-INP	28480	1820-2739
U3	05345-80030	5	1	EPROM- CMOS 65536 (64K) 300NS 3-S	28480	05345-80030
U4	1820-3145	1 1	4	IC-DRVR TTL/ALS BUS OCTL	01295	SN74ALS244BN
U5	1820-3318	0	1	IC-FF TTL/ALS D-TYPE POS-EDGE TRIG	28480	1820-3318
U6	1820-3308	В	1	IC-TRANSCEIVER TTL/ALS BUS OCTL	01295	SN74ALS5639AN
U7	1820-6539	3	i i	IC-CMOS PROGRAMMABLE LGC	28480	1820-6539
			'			1
U8	1820-3145	1 1		IC-DRVR TTL/ALS BUS OCTL	01295	SN74ALS244BN
U9	1820-3145	1 1		IC-DRVR TTUALS BUS OCTL	01295	SN74ALS244BN
U10	1820-2739	7		IC-GATE TTL/ALS NOR QUAD 2-INP	28480	1820-2739
U11	1820-3145	,		IC-DRVR TTL/ALS BUS OCTL	01295	SN74ALS244BN
U12	1826-1338	2	1	IC-VOLTAGE SUPP	28480	1826-1338
j						
XU7 .	1200-1343	3	1	SOCKET-CHIP CARRIER 84-CONT SQUARE .	00779	821573-1
			•			

	Table 6-2. Replaceable Parts for Standard Instruments without Options (Continued)								
	Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number		
	A15	05345-60045	1	1	ROM ASSEMBLY	28480	05345-60045		
ļ	A15C1	0180-2204	2	1	CAPACITOR-FXD 10UF ±20% 10VDC TA	28480	0180-2204		
l	A15C2, C3	0160-3879	7	2	CAPACITOR-FXD .01UF ±20% 100VDC CER	28480	0160-3879		
l	A15C4, C5	0160-3878	6	2	CAPACITOR-FXD 1000PF ±20% 100VDC CER	28480	0160-3878		
ł	A15C6	0140-0190	171	1	CAPACITOR-FXD 39PF ±5% 300VDC MICA	72136	DM15E390J0300WV1CR		
1	A15C7	0140-0145	2	1	CAPACITOR-FXD 22PF ±5% 500VDC MICA	72136	DM15C220J0500WV1CR		
	A15J1	1200-0487	4	1	SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0487		
1	A15MP1	5000-9043	6	1	PIN, PC BOARD EXTRACTOR	28480	5000-9043		
1	A15MP2	5040-6843	2	1	EXTRACTOR, PC BOARD	28480	5040-6843		
1	A15R1, R2	0683-1035	,	3	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
ı	A15R3	0757-0440	7	2	RESISTOR 7.5K 1% .125W F TC=0±100	24546	C4-1/8-TO-7501-F		
1	A15R4, R5	2100-2489	اوا	2	RESISTOR-TRMR 5K 10% C SIDE-ADJ 1-TRN	30983	ET50X502		
1	A15R6	0757-0440	7	-	RESISTOR 7.5K 1% .125W F TC=0±100	24546	C4-1/8-TO-7501-F		
١		0683-1035	1 1		RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035		
l	A15R7 A15R8, R9	8159-0005	0	2	RESISTOR ZERO OHMS 22AWG LEAD DIA	28480	8159-0005		
		1000 0700		1	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR HEX	01295	SN74174N		
1	A15U1	1820-0788	2	1	IC GATE DTL NAND QUAD 2-INP	01295	SN15849N		
1	A15U2	1820-0349				01295	SN74LS86N		
1	A15U3	1820-1211	8	2	IC GATE TTL LS EXCL-OR QUAD 2-INP IC GATE TTL H AND-OR-INV DUAL 2-INP	01295	SN74H50N		
	A15U4	1820-0377	5	1		04713	MCB602P		
	A15U5	1820-0515	3	1	IC MV TTL MONOSTBL RETRIG/RESET DUAL	U4/13	WOODEF		
1	A15U6	1820-1199	1 1	2	IC INV TTL LS HEX 1-INP	01295	SN74LS04N		
-	A15U7	1820-1197	اوا	1	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N		
-	A15U8	05345-80020	4	1	ROM-PROGRAMMED	28480	05345-80020		
1	A15U9	1820-1418	7	2	IC DCDR TTL LS BCD-TO-DEC 4-TO-10-LINE	01295	SN74LS542N		
١	A15U10	1820-1197	9	_	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N		
ı	A15U11	1820-1202	7	2	IC GATE TTL LS NAND TPL 3-INP	01295	SN74LS10N		
	A15U12	1820-0094	3	1	IC GATE DTL NAND QUAD 2-INP	01295	SN15846N		
ı	A15U13	1820-0683	6	1	IC INV TTL S HEX 1-INP	01295	SN74S04N		
-	A15U14	1820-0681	4	1	IC GATE TTL S NAND QUAD 2-INP	01295	SN74S00N		
1	A15U15	1820-1430	3	1	IC CNTR TTL LS BIN SYNCHRO POS-EDGE-TRIG	01295	SN74LS161AN		
١	A15U16	05345-80021	5	1	ROM-PROGRAMMED	28480	05345-80021		
- 1		1820-1411	l ŏ	ż	IC LCH TTL LS D-TYPE 4-BIT	01295	SN74LS75N		
	A15U17	1820-1418	7	•	IC DCDR TTL LS BCD-TO-DEC 4-TO-10-LINE	01295	SN74LS542N		
١	A15U18	1820-1199	1 1	İ	IC INV TTL LS HEX 1-INP	01295	SN74LS04N		
	A15U19 A15U20	1820-1197	9		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N		
ı					IC CATE THE MOD DUAL 4 IND	01295	SN7425N		
	A15U21	1820-0655	2	2	IC GATE TTL NOR DUAL 4-INP	01295	SN74LS02N		
ı	A15U22	1820-1144	6	1	IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N SN74LS74AN		
	A15U23	1820-1112	8	1	IC FF TTL LS 3-TYPE POS-EDGE-TRIG	28480	05345-80022		
	A15U24	05345-80022	6	1	ROM-PROGRAMMED	01295	SN7474N		
	A15U25	1820-0077	2	2	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	311/4/411		
	A15U26	1820-1197	9	1	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N		
	A15U27	1820-0655	2	[IC GATE TTL NOR DUAL 4-INP	01295	SN7425N		
1	A15U28	1820-0910	.2	1	IC ADDR TTL LS BIN FULL ADDR 4-BIT	01295	SN74LS83AN		
	A15U29	1820-1144	6	l .	IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N		
	A15U30	1820-0782	6	1	IC GATE TTL NOR TPL 3-INP	01295	SN7427N		
	A15U31	1820-0072	7	1	IC GATE TTL AND-OR-INV DUAL 2-INP	01295	SN7450N		
	A15U32	05345-80004	4	1	ROM-PROGRAMMED	28480	05345-80004		
	A15U32 A15U33	1820-0214	9	1	IC DCDR TTL BCD-TO-DEC 4-TO-10 LINE	01295	SN7442AN		
	A15U34	1820-1411	١٥	1	IC LCH TTL LS D-TYPE 4-BIT	01295	SN74LS75N		
	A15U35	1820-0099	8	1	IC CNTR TTL BIN ASYNCHRO NEG-EDGE-TRIG	01295	SN7493N		
	A15U36	1820-1211	8		IC GATE TTL LS EXCL-OR-QUAD 2-INP	01295	SN74LS86N		
	A15U37	1820-1202	7	1	IC GATE TTL LS NAND TPL 3-INP	01295	SN74LS10N		
	A15U38	1820-0068	1 1	1 1	IC GATE TTL NAND TPL 3-INP	01295	SN7410N		
	A15U38	1820-0068	2	'	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	SN7474N		
	A16VII0	1200-0473	8	4	SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0473		
	A15XU8	1200-0473	l e	"	SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0473		
	A15XU16	1200-0473	l s	1	SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0473		
	A15XU24 A15XU36	1200-0473	8		SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0473		
			-		CONNECTOR-SGL CONT PIN .04-IN BSC SZ RND	28480	0360-0124		
i		0360-0124	3	13	CONNECTOR-SGL CONT FIN .04-IN BSC 52 RND	20400			
		1					•		
	L				<u> </u>				

	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A16	05345-60016	6	1	MOTHERBOARD ASSEMBLY	28480	05345-60016
A16XA5	1251-2026	8	1	CONNECTOR-PC EDGE 18-CONT/ROW 2-ROWS	28480	1251-2026
A16XA6A	1251-2034	8	6	CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
A16XA6B	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
A16XA7A	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
A16XA7B	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480	1251-2034
A16XA8A	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS		
A16XA8B	1251-2034	8		CONNECTOR-PC EDGE 10-CONT/ROW 2-ROWS	28480 28480	1251-2034 1251-2034
A16XA9A	1251-1365	6	14	CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA9B	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA10A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA10B	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	
						1251-1365
A16XA11A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA11BA	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA12A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA12B	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA13A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA13B	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA14A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA14B	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
A16XA15A	1251-1365	6		CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS	28480	1251-1365
				CONNECTOR-PC EDGE 22-CONT/ROW 2-ROWS		
A16XA15B	1251-1365	6	ا ر ا		28480	1251-1365
A16XA18	1251-2035	9	1	CONNECTOR-PC EDGE 15-CONT/ROW 2-ROWS	28480	1251-2035
A16MP1,2	1251-2205	5	2	POLARIZING KEY, PC EDGE CONNECTOR	28480	1251-2205
A16MP3	0380-0923	2	3	STANDOFF, RVT-ON.25-IN-LG 6-32 THD	00000	ORDER BY DESCRIPTION
A16MP4	0380-0077	7	5	SPACER, RVT-ON 1.88-IN-LG .162-IN ID	28480	ORDER BY DESCRIPTION
A16MP5	0380-077	6	1	STANDOFF, RVT-ON .25-IN-LG 6-32 THD	00000	ORDER BY DESCRIPTION
	1251-3288	6	1	CONNECTOR, 64-PIN PRESSURE TYPE	28480	1251-3288
	2200-0757	2	2	SCREW -MACH 4-40 .688-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION
i	2260-0009	3	2	NUT-HEX W/LKWR 4-40-THD .094-THK	00000	ORDER BY DESCRIPTION
	2360-0117	6	1	SCREW-MACH 6-32 .375-LG PAN-HD POZI W/LKWR	00000	ORDER BY DESCRIPTION
	3050-0082	8	2	WASHER FL NM NO. 4 .116-IN-ID	00000	ORDER BY DESCRIPTION
	05345-60071		1	CABLE ASSY, DISPLAY INTERFACE (A16 To A2)	28480	05345-60071
	05345-60073	1 1	1	CABLE ASSY, REAR PANEL	28480	05345-60073
	05345-60090		1	CABLE ASSY, TRANSFORMER	28480	05345-60090
A17	05345-60017	7	1	PLUG-IN INTERCONNECT ASSEMBLY	28480	053345-60017
A17J1 .	1251-0101	6	1	CONNECTOR 50-PIN F MICRO-RIBBON	28480	1251-0101
A18	10811-60111	8	1	OSCILLATOR-OVEN - STANDARD	28480	10811-60111
A19	05345-60019	9	1	INTERFACE PANEL - OPTION 011 (See Table 6-4. Option Assembly Replaceable Parts)	28480	05345-60016
A19	05345-60022	4	1	INTERFACE PANEL - OPTION 012	28480	05345-60022
	ATO 45 CO400	4	4	(See Table 6-4. Option Assembly Replaceable Parts)	28480	05345-60130
A20	05345-60130		1	FILTER ASSEMBLY - OPTION 012	∠0400	05343-60130

Table 6-3. Miscellaneous Parts

					Table 6-3. Miscellaneous Parts		
	Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
					MISCELLANEOUS - ELECTRICAL		
į	B1	3160-0378	8	1	FAN-TBAX 120-CMF 115V 50/60-HZ	28480	3160-0378
	C1	0160-4801	7	3	CAPACITOR-FXD 100PF ±5% 100VDC CER	28480	0160-4801
	C2	0160-4801	7		CAPACITOR-FXD 100PF ±5% 100VDC CER	28480	0160-4801
	C3	0160-4439	7	2	CAPACITOR-FXD 4700PF ±20% 250VAC (RMS)	28480	0160-4439
	C4	0160-4439	7		CAPACITOR-FXD 4700PF ±20% 250VAC (RMS)	28480	0160-4439
	C5	0180-0161	6	1	CAPACITOR-FXD 3.3UF ±10% 35VDC TA	00904	T110B335K035AS
	C6	0160-4801	7		CAPACITOR-FXD 100PF ±5% 100VDC CER	28480	0160-4801
		0180-0230	0	1	CAPACITOR-FXD 1UF ±20% 50V TA	28480	0180-0230
	F1	2110-0015	4	1	FUSE 2.5A 250V TD FE	28480	2110-0015
	F1	2110-0305	5	2	FUSE 1.25A 250V TD 1.25X.25 UL	75915	3131.25
	FL1	0960-0444	2	1	LINE MODULE - UNFILTERED	28480	0960-0444
	J1 - J8	1250-0083	1	8	CONNECTOR-RF BNC FEM SGL-HOLE-FR 50-OHM	28480	1250-0083
	Q1	1854-1262	8	1	TRANSISTOR NPN 10A 90W	28480	1854-1262
	R1 .	2100-3297	9	1	RESISTOR-VAR W/SWITCH 250K 10% 10CW SPST-NO	28480	2100-3297
SAMPLE	R2	0683-1235	3	1	RESISTOR 12K 5% .25W FC TC=-400/+800	01121	CB1235
MAK	S1	3100-2929	3	1	SWITCH-ROTARY 0.812 STRUT CTR SPCG; 7	28480	3100-2929
1000	S3	3101-0052	1	1	SWITCH, PB SPST NO MOM .25A 30VAC BLK-BTN	82389	961
	N \$4/\$5	3100-2930	6	2	SWITCH, ROTARY 0.812 STRUT CTR SPCG (DUAL SWITCH)	28480	3100-2930
	₹ . S6	2100-3297	9		RESISTOR-VAR W/SWITCH 250K 10% 10CW SPST-NO	28480	2100-3297
	S7	3101-2479	0	1	SWITCH-TOGGLE SUBMIN 4PDT 5A 120VAC	28480	3101-2479
	S8, S9	3101-0957	5	2	SWITCH-TOGGLE SUBMIN DPDT 5A 115VAC	28480	3101-0957
	T1	9100-3043	0	1	TRANSFORMER, POWER, PRI: 100/120/220/240	28480	9100-3043
	A2Q1	1854-1262	1	1	TRANSISTOR NPN 10A 90W	28480	1854-1262
					MISCELLANEOUS - CABLE ASSEMBLIES		05345-60191
	A3W1	05345-60191	8	1 1	CABLE ASSY, FILTER (OPT 012)	28480 28480	05345-60192
	A3W2	05345-60192	9	1	CABLE ASSY, FILTER (OPT 012)	20400	03343-00102
	W2	05345-60072	4	1	FAN CABLE-STD (Fan/Transformer to Power Switch Cbl W11)		
	W2 (OPT 012)	05345-60210		1.	FAN CABLE - OPT 012 (A12 / Fan / Transformer to Power Switch Cable W11)	28480	05345-60210
	W4	05345-60089	3	1	MAIN POWER CABLE (From Power Module to Transformer)	28480	05345-60089
	W5	05345-60093	9	1	FREQ CONVERTER PLUG-IN CABLE (From W5J1 to A16)	28480	05345-60093
	W8	05345-60078	0	1	EXTERNAL FREQ. STD INPUT CABLE (Rear Panel- S9 to A8)	28480	05345-60078
	W9	05345-60079	1	1	FREQ. STD OUTPUT CABLE (From Rear Panel -J2 to A8)	28480	05345-60079
	W10	05345-60070	2	1	FRONT PANEL CABLE (From Front Panel Switches to A4)	28480	05345-60070
	W11	05345-60060	0	1	POWER SWITCH CABLE (Power Switch S2 to Fan Cable, W2)	28480	05345-60060
	W11 (OPT 012)	05345-60211	l	1	POWER SWITCH CABLE (A2 / Power Switch S2 to Fan Cbl W2)	28480	05345-60068
	W12	05345-60082	6	1	GATE OUTPUT CABLE (From Rear Panel J3 to A16J5)	28480	05345-60082
	W13	05345-60083	7	1	GATE INPUT CABLE (From Rear Panel J4 to A16J4)	28480	05345-60083
	W15	8120-1378	1	1	POWER CORD, LINE	28480	8120-1378
					MISCELLANEOUS		
	A8MP8, MP9	3050-0001	1	2	WASHER, FL (for Mounting T1)		
	A18MP6	05345-00021	7	Ĩ	PLATE PATCH #1 (SEE OPT 010, 011 012 PARTS LISTS)	28480	05345-00021
	MP1	1490-0030	6	1	TILT STAND 3-IN-W 13.75-IN-OA-LG SST	28480	1490-0030
	MP2	5000-0051	8) 2	TRIM STRIP, FLUTED	28480	5000-0051
	MP3	5000-8527	9	1	COVER, PERFORATED SIDE (REAR)	28480	5000-8527
	MP4	5000-8531	5	1	COVER, SIDE (REAR)	28480	5000-8531
	MP5	5000-8529	1	2	COVER, SIDE (FRONT)	28480	5000-8529
	MP6			_	NOT ASSIGNED	00400	5050-0222
	MP7	5060-0222	1	2	HANDLE ASSEMBLY 5"H SIDE	28480	5060-0222
	MP8	5060-0767	9	5	FOOT ASSEMBLY, FM	28480	5060-0767 5060-8740
	MP9	5060-8740	4	1 1	KIT- RACK MOUNT	28480 28480	05345-00034
	MP10	05345-00034	2	1	PANEL, REAR		
_	MP11	05345-00005	7	1	BRACKET, FAN CONNECTOR (SEE OPT 012 PARTS)	28480	05345-00005
	MP12	05345-00006	8	1	BRACKET, BNC	28480	05345-00006 05345-00007
	MP13	05345-00007	7	1 1	COVER, DISPLAY HOUSING COVER, P1 CONNECTOR	28480 28480	05345-0007
	MP15	05345-00013	<u> </u>	<u>l '</u>	· · · · · · · · · · · · · · · · · · ·	20430	

See introduction to this section for ordering information

^{*} Indicates factory-selected value

Table 6-3. Miscellaneous Parts (Continued)

	Table 6-3. Miscenaneous Parts (Continued)								
Reference	HP Part	C	Qty	Description	Mfr	Mfr Part Number			
Designation	Number	D	Cit.y	Description	Code	Will Fatt Nulliber			
		 							
MP16	05345-00014	В	1	BRACKET, P1 CONNECTOR	28480	05345-00014			
MP17		9	1	HOUSING, P1 CONNECTOR	28480	05345-00014			
	05345-00015		1	· · · · · · · · · · · · · · · · · · ·					
MP18	05345-00016	0		COVER ASSEMBLY, BOTTOM	28480	05345-00016			
MP19	05345-00017	1	1	COVER ASSEMBLY, TOP	28480	05345-00017			
MP20	05345-00033	1	1	PANEL, FRONT	28480	05345-00033			
		1 .							
MP21	05345-40008	4	1	WINDOW	28480	05345-40008			
MP22	05345-20100	5	1	PANEL, FRONT SUB	28480	05345-20100			
MP23	05345-40005	1 1	1	GUIDE, #1 BOARD	28480	05345-40005			
MP24	05345-40006	2	1	GUIDE, #2 BOARD	28480	05345-40006			
MP25	*			NOT ASSIGNED		1			
		1		,					
MP26	05345-20104	9	2	FRAME ASSEMBLY, SIDE	28480	05345-20104			
MP27	05345-00002	4	1	BULKHEAD, FAN	28480	05345-00002			
MP28	05345-20105	0	1	FRAME PANEL FRONT	28480	05345-20105			
MP29	05345-20102	7	1	HOUSING, POWER SUPPLY	28480	05345-20102			
MP30	05345-00003	5	1	BULKHEAD, MAIN	28480	05345-00003			
55	00040 00000		i i						
MP31	05345-00009	1 1	1	RAIL	28480	05345-00009			
MP32	05345-20101	6		HOUSING, DISPLAY	28480	05345-20101			
MP33	05345-00018	1		CLIP, SPRING (Part of MP46)	28480	05345-00018			
MP34	05345-20107	2	. 1	PANEL, CAST ALUMINUM (Part of MP46)	28480	05345-20107			
		4	1	PANEL, PAINTED INSERT (Part of Mp46)	28480	05345-00028			
MP35	05345-00028	*	1	FARLE, FAIRTED INSCRIPTO)	20400	00040-00026			
мР36	05345-00011	5	1	BRACKET, MB#2	28480	05345-00011			
MP36 MP37	00040-00011		'	NOT ASSIGNED		1			
		1 . 1			28480	0000 0540			
MP38A	3030-0518	3	2	SCREW-SHLDR 6-32 .57-IN-LG SST		3030-0518			
· MP39	05345-00010	4	1	BRACKET, MB#1	28480	05345-00010			
MP40	05345-00020			COVER, OSCILLATOR (OPTION 001)	28480	05345-00020			
MP41	05345-00027	3	1	BRACKET, TRANSISTOR	28480	05345-00027			
MP42	5040-0274	1 1		FOOT	28480	5040-0274			
MP43	5060-8737	9	2	HANDLE, RETAINER	28480	5060-8737			
MP44				NOT ASSIGNED	•]			
MP45				NOT ASSIGNED		1			
MP46	05345-60033	7	1	COVER, PLUG-IN	28480	05345-60033			
	0340-0620	2	1	INSULATOR, TRANSISTOR TO-220	28480	0340-0620			
	0340-0797	4	1	INSULATOR, XSTR ALUMINUM (Part of Q1)	28480	0340-0797			
	0360-0040	2	2	TERMINAL-SLDR LUG LK-MTG FOR #1/4 SCREW	28480	0360-0040			
	0360-1632	1 0 1	8	TERMINAL SLDR LUG LK-MTG FOR #3/8 SCR	28480	0360-1632			
	0370-1005	2	3	KNOB-BASE PTR 3/8 JGK (Level A, B, Sample Rate)	28480	0370-1005			
		1 - 1		, , , , , , , , , , , , , , , , , , , ,					
İ	0370-1099	4	1	KNOB-BASE PTR 1/2 JGK (Function)	28480	0370-1099			
	0370-1100	8	1	KNOB-BASE PTR 1/2 JGK (Gate Time)	28480	0370-1100			
	0370-11882	3	1	KNOB-CONC-PTR 1/2 JGK .125-IN-ID	28480	0370-1882			
l		3	2	SPACER RND .438-LG .18-ID (OPT 012)	28480	0380-0007			
	0380-0007	7		, , , ,	28480	0380-0093			
	0380-0093	'	4	STANDOFF-HEX .5-IN-LG 6-32-THD	20400	0300-0033			
	0400-0002	2	1	GROMMET, RND .187-ID RUBBER (OPT 001)	28480	0400-0002			
ļ	0460-0600	2	1	TAPE, INDL 5-IN-W (Top Cover)	28480	0460-0600			
!				, , , ,	28480	0510-0075			
1	0510-0075	2	1	FASTENER CLIPS (Side Frame to Top Cover)					
	0520-0130	1	2	SCREW-MACH 2-56 .375-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION			
.	0520-0173	2	5	SCREW-MACH 2-56 .188-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION			
			40	SCREW-MACH 2-56 .25-IN-LG PAN-HD POZI	00000	OPDED BY DESCRIPTION			
	0520-0246	0	10	**··	00000	ORDER BY DESCRIPTION			
	0550-0051	8	2	SCREW-MACH 3-48 .375-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION			
	0570-0130	6	1	SCREW-MACH 6-32 .375-IN-LG BDG HD SLT	00000	ORDER BY DESCRIPTION			
	0590-0005	6	1	NUT-SHTMET-J-TP 6-32 THD .31-WD STL	28480	0590-0005			
	0590-0025	0	5	NUT-HEX PLASTIC LKG 6-32-THD .172-IN-THK	28480	0590-0025			
	0590-0053	4	8	NUT-SHTMET-J-TP 6-32-THD .5-WD STL	28480	0590-0053			
	0590-0106	8	2	NUT-HEX PLASTIC LKG 2-56 THD .143-IN-THK	00000	ORDER BY DESCRIPTION			
	1410-1035	5	2	BUSHING-PANEL .136-ID 1/4-32-THD .342 LG	28480	1410-1035			
	1480-0377	3	2	PIN-ALIGNMENT .187-IN-DIA .875-IN-LG SST	28480	1400-0377			
	2190-0016	3	2	WASHER-LK HLCL NO. 8 .377-IN-ID	28480	2190-0016			
						1			
	2190-0017	4	4	WASHER-LK HLCL NO. 8 .168-IN-ID (for mounting T1)	28480	2190-0017			
	2190-0046	9	5	WASHER-LK HLCL NO. 6 .141-IN-ID	28480	2190-0046			
	2190-0060	7	1	WASHER-LK INTL T 1/4-IN .256-IN-ID	28480	2190-0060			
	2190-0124	4	1	WASHER-LK INTL T NO. 10 .195-IN-ID	28480	2190-0124			
	2200-0103	2	8	SCREW-MACH 4-40 .25-IN-LG PAN-HD-POZI	28480	2200-0103			
						ŀ			
						1			
		1							

Table 6-3. Miscellaneous Parts (Continued)

Table 6-3. Miscellaneous Parts (Continued)							
Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number	
				AND AND AND AND THE COLUMN THE	00000	ORDER BY DESCRIPTION	
	2260-0009	3	2	NUT-HEX W/LKWR 4-40- THD .094-IN-THK			
	2360-0115	4	36	SCREW-MACH 6-32 .312-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
	2360-0117	6	2	SCREW-MACH 6-32 .375-IN-LG PAN-HD-POZI	00000	ORDER BY DESCRIPTION	
	2360-0118	7	4	SCREW-MACH 6-32 .375-IN-LG 82 DEG	00000	ORDER BY DESCRIPTION	
	2360-0123	4	8	SCREW-MACH 6-32 .625-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
	0000 0105	6	3	SCREW-MACH 6-32 .75-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
	2360-0125 2360-0200	8	8	SCREW-MACH 6-32 .5-IN-LG 100 DEG	00000	ORDER BY DESCRIPTION	
	2360-0220	2	5	SCREW-MACH 6-32 2.25-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
		8	1	SCREW-MACH 6-32 .125-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
i	2360-0242						
	2360-0331	6	2	SCREW-MACH 6-32 .25-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
	2360-0333		33	SCREW-(Top Cover)	28480	2360-0333	
	2420-0001	5	6	NUT-HEX W/LKWR 6-32-THD .109-THK	00000	ORDER BY DESCRIPTION	
	2510-0046	ا و ا	19	SCREW-MACH 8-32 .375-IN-LG 82-DEG	00000	ORDER BY DESCRIPTION	
					00000	ORDER BY DESCRIPTION	
	2510-0136 2950-0001	8 8	4 8	SCREW-MACH 8-32 2.5-IN-LG PAN-HD-POZI (for mounting T1) NUT-HEX DBL-CHAM 3/8-32-THD .094-IN-THK	00000	ORDER BY DESCRIPTION	
	2550-0001	١١١	Ū	NOT THE EST STATE OF THE 1884 IN THE	•		
	2950-0035	8	2	NUT-HEX DBL-CHAM 15/32-32 THD	00000	ORDER BY DESCRIPTION	
	2950-0043	8	3	NUT-HEX DBL-CHAM 3/8-32-THD .094-IN-THK	00000	ORDER BY DESCRIPTION	
	2950-0052	9	2	NUT-HEX DBL-CHAM 1/4-40-THD .062-IN-THK	00000	ORDER BY DESCRIPTION	
	2950-0072	l ă l	2	NUT-HEX DBL-CHAM 1/4-32-THD .062-IN-THK	00000	ORDER BY DESCRIPTION	
		9	1	NUT-HEX DBL-CHAM 10-32-THD .067-IN-THK	28480	2950-0078	
	2950-0078	"	1	NUT-TEX DDL-CHAM 10-32-17D .00/-IN-17K	20400	230-0010	
	3050-0001		15	WASHER, FL (for Mounting T1)			
	3050-0017	9	2	WASHER-FL MTLC 1/4-IN26-IN-ID	28480	3050-0017	
	3050-0105	6	2	WASHER-FL MTLC NO. 4 .125-IN-ID	28480	3050-0105	
	3050-0619	7	1	WASHER-FL MTLC NO. 6 .142-IN-ID	28480	3050-0619	
	4324-0202	6	0.5	PAD, FM ANTI-STAT	28480	4324-0202	
	7120-4006	7	1	LABEL, FUSE WARNING	28480	7120-4006	
					28480	7120-4301	
	7120-4301	5	1	LABEL, LINE VOLTAGE			
	7120-8732	4	1	LABEL, SHOCK WARNING	28480	7120-8732	
	7124-0891	3	1	LABEL, HP LOGO	28480	7124-0891	
	05345-00012	6	1	PLATE, PATCH #1	28480	05345-00012	
	20370 00012				·- -	1	
	05345-00036	1	1	INSULATOR-TRANSFORMER (T1)	28480	05345-00036	
		1 - 1				l .	
	05345-00037	5	1	SHIELD, INPUT AMP	28480	05345-00037	
	05345-00038	6.	1	BRACKET- 12 CKD CONNECTOR (OPT 012)	28480	05345-00038	
	08620-20061	7	1	BUSHING-SCREW	28480	08620-20061	
					·		




Figure 6-1. Mechanical Parts

Table 6-4 Replaceable Parts for Options							
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number	
A12	05345-60018	8	1	VO INTERFACE ASSEMBLY - OPTION 011	28480	05345-60018	
A12C1	0180-2929	8	2	CAPACITOR-FXD 68UF ±10% 10V TA	28480	0180-2929	
A12C2	0160-2525	7	2	CAPACITOR FXD .01UF ±20% 100VDC CER	28480	0160-3879	
A12C3	0180-2929	1 1	3	CAPACITOR-FXD 220UF ±20% 10V TA	28480	0180-0158	
		ا و ا	3	CAPACITOR-FXD 5600PF ±10% 200VDC POLYE	28480	0160-0158	
A12C4	0160-0158	1 1	3		28480	0160-0158	
A12C5	0160-0158	9		CAPACITOR-FXD 5600PF ±10% 200VDC POLYE		0160-0158	
A12C6 A12C99	0160-0158 0160-3879	9 7		CAPACITOR-FXD 5600PF ±10% 200VDC POLYE CAPACITOR FXD .01UF ±20% 100VDC CER	28480 28480	0160-3879	
A12CR1	1901-1068	5	1	DIODE-SM SIG SCHOTTKY	28480	1901-1068	
		1 1	5	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040	
A12CR2 - CR5 A12CR99	1901-0040 1901-0040	;	3	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040	
A12J1	1200-0541	1	1	SOCKET-IC DIP 24-PIN DIP-SLDR	28480	1200-0541	
A12MP1	5000-9043	6	1	PIN. PC BOARD EXTRACTOR	28480	5000-9043	
A12MP2	5040-6843	2	1	EXTRACTOR, PC BOARD	28480	5040-6843	
A12Q1	1854-0574	5	1	TRANSISTOR NPN SI PD=500MW FT=125MHZ	28480	1854-0574	
A12Q2	1854-0071	7	1	TRANSISTOR NPN SI PD=300MW FT=200MHZ	28480	1854-0071	
	1853-0058	3	1	TRANSISTOR PNP SI PD=300MW FT=200MHZ	07263	S32248	
A12Q3	1000-0000	"	'	THAIRGIG FOR FIRE OF D-COUNTY FT-EQUINE	5,200		
A12R1	1810-0136	3	2	NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136	
A12R2	1810-0136	3		NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136	
A12R3	1810-0141	9	1	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041	
A12R4	0683-1215	9	4	RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215	
A12R4 A12R5	0683-1215	9	-	RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215	
A12R6	0683-1025	9	1	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025	
A12R7	0683-2725	8	2	RESISTOR 2.7K 5% .25W FC TC=-400/+700	01121	CB2725	
	0683-4725	2	3	RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725	
A12R8		9	3	RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215	
A12R9 A12R10	0683-1215 0683-2725	8		RESISTOR 120 5% .25W FC TC=-400/+700	01121	CB2725	
*****	****	_	2	DECISED OF SEV. OF W. F.C. TO _ 400/1700	01121	CB8225	
A12R11	0683-8225	5	_	RESISTOR 8.2K 5% .25W FC TC=-400/+700	1	CB3035	
A12R12	0683-3035	5	1	RESISTOR 30K 5% .25W FC TC=-400/+800	01121		
A12R13	0683-8225	5		RESISTOR 8.2K 5% .25W FC TC=-400/+700	01121	CB8225	
A12R14	0683-1035 0683-4725	1 2	1	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121 01121	CB1035 CB4725	
A12R15	0083-4725			RESISTOR 4.7K 378.25W FO TO=-400/4700	0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
A12R16	0683-4725	2		RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725	
A12R17 A12R99	0698-7253 0683-1215	8 9	1	RESISTOR 5.11K 1% .05W F TC=0±100 RESISTOR 120 5% .25W FC TC=-400/+600	24546 01121	C3-1/8-TO-5111-F CB1215	
AIZN99	0083-1213	ľ					
A12U1	1820-1197	9	3	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N	
A12U2	1820-0621	2	1	IC BFR TTL NAND QUAD 2-INP	01295	SN7438N	
A12U3	1820-0174	0	4	IC INV TTL HEX	01295	SN7404N	
A12U4	1820-1144	6	3	IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N	
A12U5	1820-0075	Ó	2	IC FF TTL J-K PULSE CLEAR DUAL	01295	SN7473N	
A12U6	1820-0075			IC FF TTL J-K PULSE CLEAR DUAL	01295	SN7473N	
A12U7	1820-1414	3	2	IC GATE TTL LS NAND TPL 3-INP	01295	SN74LS12N	
A12U8	1820-0094	3	1	IC GATE DTL NAND QUAD 2-INP	01295	SN15846N	
A12U8 A12U9	1820-0094	١٥	Ι ΄	IC INV TTL HEX	01295	SN7404N	
A12U10	1820-1144	6		IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N	
A12U11	1820-0174			IC INV TTL HEX	01295	SN7404N	
A12U11	1820-1056	9	1	IC SCHMITT-TRIG TTL NAND QUAD 2-INP	01295	SN74132N	
		5	;	IC GATE TTL NAND QUAD 2-INP-	01295	SN7400N	
A12U13	1820-0054	6	l '	IC GATE TIL NAND GOAD 2-INF-	01295	SN74LS02N	
A12U14 A12U15	1820-1144 1820-1197	9		IC GATE TTL LS NON GOAD 2-INP	01295	SN74LS00N	
A12U16	1820-0833	l a	1	IC LCH TTL COM CLEAR 8-BIT	07263	933RPC	
A12U16 A12U17	1820-2053	lå	;	IC DCDR TTL LS BCD 4-TO-16-LINE	18324	74LS154N	
A12U17 A12U18	1820-2053	3	2	IC DRVR TTL BUS DRVR QUAD 1-INP	18324	NBTO9N	
			"	IC DRVR TTL BUS DRVR QUAD 1-INP	18324	N8TO9N	
A12U19 A12U20	1820-1084 1820-1199	3	2	IC INV TTL LS HEX 1-INP	01295	SN74LS04N	
AIZUZU	1020-1133				1.233		
			1		1		

Table 6-4 Replaceable Parts for Options

Table 6-4 Replaceable Parts for Options							
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number	
					04000	CNIZAL COON	
A12U21	1820-1207	2	1	IC GATE TTL LS NAND 8-INP	01295	SN74LS30N	
A12U22	1820-1197	9		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N	
A12U23	1820-1199	1		IC INV TTL LS HEX 1-INP	01295	SN74LS04N	
A12U24	1820-0626	7	5	IC LCH TTL 4-BIT	04713	MC831RP	
A12U25	1820-0626	7		IC LCH TTL 4-BIT	04713	MC831RP	
A12U26	1820-0626	7		IC LCH TTL 4-BIT	04713	MC831RP	
	05345-80006	6	1	ROM-PROGRAMMED	28480	05345-80006	
A12U27		1	i	IC MUXR/DATA-SEL TTL LS 2-TO-1 LINE QUAD	01295	SN74LS157N	
A12U28	1820-1470				28480	05345-80005	
A12U29 A12U30	05345-80005 1820-0706	5 4	1	ROM-PROGRAMMED IC COMPUTER TTL MAGTD 5-BIT	07263	9324PC	
A12030	1820-0700	-	·		1		
A12U31	1820-0907	7	1	IC GATE TTL NAND TPL 3-INP	01295	SN7412N	
A12U32	1820-0626	7		IC LCH TTL 4-BIT	04713	MC831RP	
A12U33	1820-0174	0	l l	IC INV TTL HEX	01295	SN7404N	
A12U34	1820-0175	1	1	IC INV TTL HEX 1-INP	01295	SN7405N	
A12U35	1820-0626	7	'	IC LCH TTL 4-BIT	04713	MC831RP	
A12U99	1820-1425	6	1	IC SCHMITT-TRIG TTL LS NAND QUAD 2-INP	01295	SN74LS132N	
	0000 0101	١.	•	CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND	28480	0360-0124	
	0360-0124	3	5	RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480	8159-0005	
	8159-0005	0	1	REGISTOR-ZERO ORINIS 22 AWG LEAD DIA	20400	3.03-000	
A19	05345-60019	9	1	INTERFACE PANEL - OPTION 011	28480	05345-60019	
		1			00000	OPDED BY DESCRIPTION	
	0380-0643	3	5	STANDOFF-HEX .255-IN-LG 6-32-THD	00000	ORDER BY DESCRIPTION	
	0510-0002	5	1	THREADED INSERT NUT 6-32 .062-IN-LG STL	28480	0510-0002	
	1251-3283	1	1	CONNECTOR- MICRORIBBON 24-CKT, 24-CONT	28480	1251-3283	
	1530-1098	4	1	CLEVIS 0.070-IN W SLT 0.454-IN PIN CTR	00000	ORDER BY DESCRIPTION	
		4	2	WASHER-LK HLCL NO. 8 .168-IN-ID	28480	2190-0017	
	2190-0017 8120-0664	6	1 1	CABLE ASSEMBLY, 26AWG 24-COND	28480	8120-0664	
						·	

Table 6-4 Replaceable Parts for Options (Continued)

		ed)					
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number	
A3 05345-60		4	1	INPUT ATTENUATOR ASSEMBLY - OPTION 012 NOTE: A3 - Option 012 consists of a standard A3 assembly (05345-60238) plus the following parts:	28480	05345-60239	
A3W1	05345-60191	8	1	WIRE ASSEMBLY - WHITE (FROM A3 TO A20)	28480 28480	05345-60191 05345-60192	
A3W2	05345-60192	9	1	WIRE ASSEMBLY - VIOLET (FROM A3 TO A20)			
A12	05345-60121	4	1	HP-IB INTERFACE ASSEMBLY - OPTION 012	28480	05345-60121	
A12C1	0160-0194	3	1	CAPACITOR-FXD .015UF +10% 200VDC POLYE	28480	0160-0194	
A12C2, C3	0160-0158	9	3	CAPACITOR-FXD 5600PF +10% 200VDC POLYE	28480	0160-0158	
A12C4	0180-2929	8	1	CAPACITOR-FXD 686K 10V AX TA	28480	0180-2929	
A12C5	0160-0158	9		CAPACITOR-FXD 5600PF +10% 200VDC POLYE	28480	0160-0158	
A12C6, C7 A12C8 - C11	0160-3879	7	2	CAPACITOR FXD .01UF +-20% 100VDC CER NOT ASSIGNED	28480	0160-3879	
A12C12	0160-4822	2	1	CAPACITOR-FXD 1000PF +5% 100VDC CER	28480	0160-4822	
A12C99	0160-3879	7	1	CAPACITOR FXD .01UF +-20% 100VDC CER	28480	0160-3879	
A12CR1				NOT ASSIGNED			
A12CR2 - CR4	1901-0040	1	5	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040	
A12CR5 - CR7	1901-0535	9	3	DIODE-SM SIG SCHOTTKY	28480	1901-0535	
A12CR8	1901-1068	5	1	DIODE-SM SIG SCHOTTKY	28480	1901-1068	
A12CR9	1901-0040	1 1		DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040	
A12CR10	1901-0071	0	1	DIODE-ZNR 9V 5% DO-14 PD=.4W TC=+.001%	28480	1902-0071	
A12CR99	1901-0040	1		DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040	
44014	1000 0485	ا ۾ ا		SOCKET-IC 14-CONT DIP DIP-SI DP	28480	1200-0485	
A12J1 A12J2	1200-0485 2 1 1200-0541 1 1			1		1200-0541	
	5000 0040	6	1	PIN, PC BOARD EXTRACTOR	28480	5000-9043	
A12MP1	5000-9043 5040-6843	2	1	EXTRACTOR, PC BOARD	28480	5040-6843	
A12MP2	5040-6643					•	
A12Q1	1853-0058	3	1	TRANSISTOR PNP SI PD=300MW FT=200MHZ	07263	\$32248	
A12R1	1810-0041	9	1	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041	
A12R2	0757-0924	2	1	RESISTOR 1K 2% .125W F TC=0+-100	24546	C4-1/8-TO-1001-G	
A12R3	0683-1025	9	2	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025	
A12R4	0683-4735	4	7	RESISTOR 47K 5% .25W FC TC=-400/+800	01121	CB4735	
A12R5	0683-1035	1	1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035	
A12R6	0683-4735	4		RESISTOR 47K 5% .25W FC TC=-400/+800	01121	CB4735	
A12R7 - R9	0683-1215	9	5	RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215	
A12R10	0683-1025	9	1	RESISTOR 1K 5% .25W FC TC=-400/+600	01121	CB1025	
A12R11 - R13	0683-4735	4	l	RESISTOR 47K 5% .25W FC TC=-400/+800	01121	CB4735	
A12R14	0683-1215	9		RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215	
A12R15 - R16	0683-4735	4		RESISTOR 47K 5% .25W FC TC=-400/+800	01121	CB4735	
A12R17	1810-0136	3	2	NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136	
A12R18	0698-4009	6	6	RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R19	0698-4009	6	1	RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R20	0757-0465	6	10	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R21	0698-4009	6	1	RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R22	0757-0465	6	1	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R23	0698-4009	6		RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R24	0757-0465	6	ļ	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R25	0698-4009	6		RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R26 - R28	0757-0465	6		RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R29	0698-4009	6	1	RESISTOR 50K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5002-F	
A12R30	0757-0465	6	1	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R31	1810-0055	5	1	NETWORK RESISTOR 9-SIP 10.0K OHM X 8	28480	1810-0055	
A12R32 - R34	0757-0465	6	I	RESISTOR 100K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1003-F	
A12R35	1810-0136	3		NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136	
A12R36, R37	0811-0640	5	10	RESISTOR 100K .01% .125W PWW TC=0+-10	28480	0811-0640	
A12R38	0698-3157	3	2	RESISTOR 19.6K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1962-F	
A12R39	0811-0640	5	1	RESISTOR 100K .01% .125W PWW TC=0+10	28480	0811-0640	
A12R40	0811-0648	3	6	RESISTOR 50K .01% .125W PWW TC=0+-10	28480	0811-0648	
A12R41	0757-0459	8	2	RESISTOR 56.2K 1% .125W F TC=0+-100	24546	C4-1/8-TO-5622-F	
A12R42	0014 0040	_	1	JUMPER RESISTOR 100K .01% .125W PWW TC=0+-10	28480	0811-0640	
A12R43, R44	0811-0640	5	3	RESISTOR 100K.01%.125W PWW 1C=04-10	28480	0811-0696	
A12R45	0811-0696	,	"	NEGISTOR 51K 176.125W FWWW TO=0+5	20400	0011-0090	

Table 6-4 Replaceable Parts for Options (Continued)

Reference Part Description Description Code Mfr Part Number Code Description Code Mfr Part Number Code Description Code Descript				lable	6-4 Replaceable Parts for Options (Continu	iuea)			
Designation Number D	Reference	HP Part	С		Description				
A 19846 081-0940 5 1 RESISTOR 100X 015-139W PWW TC-00-10 29480 081-0498 811-0494 3 RESISTOR 100X 15-129W PWW TC-00-10 29480 081-0498 811-0494 3 RESISTOR 100X 15-129W PWW TC-00-10 29480 081-0498 811-0494 3 RESISTOR 100X 15-129W PWW TC-00-10 29480 081-0498 811-0498 3 RESISTOR 100X 15-129W PWW TC-00-10 29480 081-0498 811-0498 3 RESISTOR 100X 15-129W PWW TC-00-10 29480 081-0498 811-0498				City	Description		Mfr Part Number		
A32847, Field	Designation	Mullipei	15	<u> </u>		Code			
A32847, Field				1			1		
A13996							0811-0640		
A1985	A12R47, R48	0811-0618	7	10	RESISTOR 100K .1% .125W PWW TC=0+-10	28480	0811-0618		
A 12861 0811-0448 7 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0449 0811-0440 5 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0440 0811-0440 5 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0440 0811-0440 5 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0440 0811-0440 5 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0440 0811-0440 5 RESISTOR SOK .01% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 7 RESISTOR 100K .11% .128W PWW TC-0-10 28400 0811-0440 0811-0440 18800	A12R49	0811-0648	3		RESISTOR 50K .01% .125W PWW TC=0+-10	28480	0811-0648		
A19785	A12R50	0698-3157	3	l	RESISTOR 19.6K 1% .125W F TC=0+-100	24546	C4-1/8-TO-1962-F		
A19785	1			1		İ			
A12956 A1955	A12R51	0811-0648	3	1	RESISTOR 50K .01% .125W PWW TC=0+-10	28480	0811-0648		
A12855 0.011-0648 3 A12857, R38 0.011-0648 7 RESISTOR 80K.01%, 120W PWW TC-0-10 29480 0.011-0648 0.011-0649 0.011-0	A12R52, R53	0811-0618	7	1	RESISTOR 100K .1% .125W PWW TC=0+10	28480	0811-0618		
A12856 0911-0648 7 RESISTOR SOK.01%, 128W PWW TC-00-10 28480 0911-0648 0911-0649 0911-	A12R54	0811-0640	5	1	RESISTOR 100K .01% .125W PWW TC=0+-10	28480	0811-0640		
A12B37, R88	A12R55				JUMPER				
A12B37, R88	f		1	-					
A12B37, R88	A12R56	0811-0648	3		RESISTOR 50K .01% .125W PWW TC=0+-10	28480	0811-0648		
A1298 Re0									
A12R61							I .		
A12PR2. R83	A 121100, 1100	0011-00-0	. I		112010101110011:0178:1201111111110204-10	20400	1 0011-0040		
A12PR2. R83	A10D61	0011.0645	ا ۸ ا	,	DESISTOR 400 00K 01% 125W PWW TC-04-100	20400	0011 0465		
A12R8A	1			_					
A12R86									
A12R86	l i					ł			
A12RR7 0811-0618 7 A 12RR8 0811-0648 3 A 12RR8 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8	A12R65	0811-0618	7		RESISTOR 100K .1% .125W PWW TC=0+-10	28480	0811-0618		
A12RR7 0811-0618 7 A 12RR8 0811-0648 3 A 12RR8 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8 2 A 12RR9 2100-2503 8	=.		1 .	.		1			
A12R8				6					
A12RR9 A12R70 0811-0689 1 2 RESISTOR.TRMR 20X 10% C SIDE.AD 17-TRN 23297 3009P-1-203 A12R71, R72 0811-0640 5 A12R73 0811-0640 5 A12R74 2100-22708 3 2 RESISTOR.FRMR 10X 10% C SIDE.AD 17-TRN 28480 0811-0647 A12R76 0811-2892 0 1 RESISTOR.FRMR 10X 10% C SIDE AD 17-TRN 28480 0811-0647 A12R77 0811-0640 5 A12R77 0811-0647 2 RESISTOR 10X 1.7 LSW PWW TC-0+10 28480 0811-0647 A12R77 0811-0647 2 RESISTOR 10X 1.7 LSW PWW TC-0+10 28480 0811-2892 A12R78 0811-0647 2 RESISTOR 10X 1.7 LSW PWW TC-0+10 28480 0811-2892 A12R78 0811-0647 3 RESISTOR 10X 1.7 LSW PWW TC-0+10 28480 0811-2892 A12R80 0811-0647 3 RESISTOR 60X 11% 128W PWW TC-0+10 28480 0811-0647 A12R81 0811-0640 3 RESISTOR 50X 11% 128W PWW TC-0+10 28480 0811-0647 A12R82 0811-0644 9 2 RESISTOR 50X 11% 128W PWW TC-0+10 28480 0811-0647 A12R88 0811-0644 9 2 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R88 0811-0645 0 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0644 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0645 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0645 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0645 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0646 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0646 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 28480 0811-0646 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 0 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 0 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 0 28480 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW TC-0+10 0 28480 0 0811-0647 A12R89 0883-1215 9 RESISTOR 10X 0.7 LSW PWW						1	3		
A12R70									
A12R71, R72				2			1		
A12R73	A12R70	0811-0696	1		RESISTOR 91K 1% .125W PWW TC=0+-5	28480	0811-0696		
A12R73						}			
A12R74 A12R74 A12R76 O811-2592 0 1 RESISTOR-TRMR 10K 10% C-SIDE ADJ 17-TRN 22997 28480 0811-2592 0811-2687 28480 0811-2687 28480 0811-2687 2 RESISTOR 11K 1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 619 1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 619 1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .1% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 50K .01% .125W PWW TC-00-10 28480 0811-2687 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 28480 0811-2685 2 RESISTOR 409.09K .01% .125W PWW TC-00-10 2885 2 RESISTOR 409.09K .01% .125W PWW TC-0	A12R71, R72	0811-0647			RESISTOR 50K .1% .125W PWW TC=0+10		0811-0647		
A12R75	A12R73	0811-0640	5		RESISTOR 100K .01% .125W PWW TC=0+-10	28480	0811-0640		
A12R75* 0811-2592 0 1 RESISTOR 118 1% .125W PWW TC=0+10 28480 0811-2592 A12R76 0811-0847 2 RESISTOR 618 1% .125W FVW TC=0+10 28480 0811-0847 A12R79 0811-0848 3 RESISTOR 50K .1% .125W PWW TC=0+10 28480 0811-0847 A12R81 0811-0840 5 RESISTOR 50K .1% .125W PWW TC=0+10 28480 0811-0847 A12R81 0811-0840 5 RESISTOR 50K .1% .125W PWW TC=0+10 28480 0811-0847 A12R82 2100-2706 3 RESISTOR 100K .01% .125W PWW TC=0+10 28480 0811-0847 A12R85 0811-0845 0 RESISTOR 100K .01% .125W PWW TC=0+10 28480 0811-0840 A12R86 2100-2503 8 RESISTOR 450K .01% .125W PWW TC=0+10 28480 0811-0844 A12R86 2100-2503 8 RESISTOR 450K .01% .125W PWW TC=0+10 28480 0811-0844 A12R89 0683-1215 9 RESISTOR 450K .01% .125W PWW TC=0+10 28480 0811-0844 A12R89 0683-1215 9 RESISTOR 450K .01% .125W PWW TC=0+10 28480 0811-0845 A12R89 1820-1202 7 3 IC GATE TIL LS NAND TIPL 3-INP 101285 A12U1 1820-1202 7 3 IC GATE TIL LS NAND TIPL 3-INP 101285 A12U2 0490-1083 6 1 RESISTOR 450K .01% C SIDE-ADJ IT-TRN 282997 A12U2 1820-0493 6 3 IC GATE TIL LS NAND DUAD 2-INP 101285 A12U1 1820-199 1 1 (C GATE TIL LS NAND DUAD 2-INP 101285 SN74L540N SN	A12R74	2100-2706	3 .	2	RESISTOR-TRMR 10K 10% C-SIDE ADJ 17-TRN	32997	3009P-1-103		
A12R76		0811-2592			RESISTOR 11K 1% .125W PWW TC=0+-10	28480			
A12R77, R78 A12R79 0811-0647 0811-0647 2 RESISTOR 50K 1.% 125W PWW TC-00-10 28480 0811-0647 0811-0647 2 RESISTOR 50K 1.% 125W PWW TC-00-10 28480 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0640 0811-0641 0811-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0811-0640 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0811-0640 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0640 0811-0647 0811-0647 0810-0649 0811-0647 0811-0647 0811-0640 0811-0647 0811-0640 0811-0647 0811-0640 0811-0647 0811-0640 0811-0649 0811-0647 0811-0640 0811-0647 0811-0640 0	, <u>-</u> ,		*	·			1		
A12R77, R78 A12R79 0811-0647 0811-0647 2 RESISTOR 50K 1.% 125W PWW TC-00-10 28480 0811-0647 0811-0647 2 RESISTOR 50K 1.% 125W PWW TC-00-10 28480 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0649 0811-0640 0811-0641 0811-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0810-0640 0811-0647 0811-0640 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0811-0640 0811-0647 0810-0649 0811-0647 0810-0649 0811-0647 0810-0640 0811-0647 0811-0647 0810-0649 0811-0647 0811-0647 0811-0640 0811-0647 0811-0640 0811-0647 0811-0640 0811-0647 0811-0640 0811-0649 0811-0647 0811-0640 0811-0647 0811-0640 0	A12R76	0757-0418	ا و ا	1	RESISTOR 619 1% .125W F TC=0+-100	24546	C4-1/8-TO-619B-F		
A12RP9 0811-0648 3 RESISTOR 50K .01% .128W PWW TC=0+-10 28480 0811-0640 0811-0640 0811-0640 2100-2708 3 RESISTOR 50K .01% .125W PWW TC=0+-10 28480 0811-0640 0811-0640 31-0644 32100-2708 3 RESISTOR 10K .01% .125W PWW TC=0+-10 28480 0811-0640 31-0640 31-0645 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0645 091 0811-0646 091 0811-0646 091 0811-0646 091 0811-0646 091 0811-0646 091 0811-0646 091 091 091 091 091 091 091 091 091 091	1			·					
A12R81									
A12R81									
A12RB2	AIZHOU	0011-0047	-		RESISTOR SOR.178.125W1 WW TO-07-10	20400	0011-0047		
A12RB2	A10D01	0011 0640	_		DECISTOD 100K 01% 125W DWW TC-0+-10	20400	0911-0640		
A12PB3, R84									
A12R85				_		1			
A12R86 2100-2503 8 RESISTOR-TRMR 20K 10% C SIDE-ADJ 17-TRN 32997 3009P-1-203 A12R87 0698-3437 2 1 RESISTOR 133 1% .12SW F TC=0+100 24546 C4-1/8-TC-133R-F C81215 9 RESISTOR 130 1% .12SW F TC=0+100 24546 C4-1/8-TC-133R-F C81215 9 RESISTOR 120 5% .25W FC TC=-400/-600 01121 C81215 C81215				2					
A12R87	A12R85	0811-0645	0		RESISTOR 409.09K .01% .125W PWW TC=0+-100	28480	0811-0465		
A12R87			İ				l		
A12U1 1820-1202 7 3 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N 142U2 - U3 1820-1418 7 2 IC DCDR TTL LS BCD-TO-DEC 4-TO-10-LINE 01295 SN74LS42N 05345-80011 3 1 ROM-POGRAMMED 28480 0490-1063 6 1 RELAY-REED 2A 500MA 50VDC 5VDC-COIL 10VA 28480 0490-1063 A12U6 - U7 1820-0493 6 3 IC OP AMP GP 8-DIP-P PKG 27014 LM307N									
A12U1 1820-1202 7 3 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U2 - U3 1820-1418 7 2 IC DCDR TTL LS BCD-TO-DEC 4-TO-10-LINE 01295 SN74LS42N A12U4 05345-80011 3 1 ROM-PROGRAMMED 28480 05345-80011 A12U5 0490-1083 6 1 RELAY-REED 2A 500MA 50VDC 5VDC-COIL 10VA 28480 05345-80011 A12U5 0490-1083 6 3 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U8 1820-0493 6 3 IC OP AMP GP 8-DIP-P PKG 27014 LM307N NOT ASSIGNED NOT ASSIGNED 1200 1820-1197 9 5 IC GATE TTL LS NAND GUAD 2-INP 01295 SN74LS00N A12U11 1820-1056 9 1 IC SCHMITT-TRIG TTL NAND GUAD 2-INP 01295 SN74LS04N NOT A12U12 1820-1199 1 4 IC INV TTL LS HEX 1-INP 01295 SN74LS04N NOT A12U14 1820-0706 4 1 IC COMPUTER TTL MAGTD 5-BIT 07263 9324PC A12U15 - U16 1813-0034 0 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 A10154D A12U17 1820-1416 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS04N A12U19 1820-1416 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-100 5 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 A10154D A12U19 1820-1200 5 2 IC INV TTL LS HEX 1-INP 01295 SN74LS04N A12U20 1221 1820-0075 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS04N A12U20 1221 1820-0075 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-0035 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-0035 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-0035 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-1020 7 IC GATE TTL LS NORD TPL 3-INP 01295 SN74LS05N A12U20 1221 1820-0035 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-0035 0 2 IC INV TTL LS HEX 1-INP 01295 SN74LS05N A12U20 1221 1820-1020 7 IC GATE TTL LS NORD TPL 3-INP 01295 SN74LS05N A12U20 1221 1820-1020 7 IC GATE TTL LS NORD TPL 3-INP 01295 SN74LS05N A12U20 1221 1820-0034 0 IC GATE TTL LS NORD DUAL 4-INP 01295 SN74LS0N A12U27 1820-0034 3 1 IC GATE TTL NAND DUAD 2-INP 01295 SN74LS0N SN74S8N NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA15S4EN NA				1					
A12U2 - U3	A12R99	0683-1215	9		RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215		
A12U2 - U3						ļ			
A12U4 05345-80011 3 1 ROM-PROGRAMMED 28480 05345-80011 0490-1063 0490-1069 0490-1063 0490-1069 0490-1063 0490-1069 0490-1063 0	A12U1	1820-1202			· · · · · · · · · · · · · · · · · · ·	1	1		
A12U5	A12U2 - U3	1820-1418		2	IC DCDR TTL LS BCD-TO-DEC 4-TO-10-LINE				
A12U8	A12U4	05345-80011	3	1 :	ROM-PROGRAMMED	28480	05345-80011		
A12UB A12U9 A12U9 A12U10 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U10 A12U11 A12U1	A12U5	0490-1063	6	1	RELAY-REED 2A 500MA 50VDC 5VDC-COIL 10VA	28480	0490-1063		
A12U9	A12U6 - U7	1820-0493	6	3	IC OP AMP GP 8-DIP-P PKG	27014	LM307N		
A12U9			1			1	1		
A12U9	A12U8		1 1		NOT ASSIGNED]	I		
A12U10		1820-0077	2	2	IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR	01295	SN7474N		
A12U11 1820-1056 9 1 1 IC SCHMITT-TRIG TTL NAND QUAD 2-INP 01295 SN74LS04N A12U12 1820-1199 1 4 IC INV TTL LS HEX 1-INP 01295 SN74LS04N A12U13 1820-0174 0 1 IC INV TTL LS HEX 1-INP 01295 SN74LS04N A12U14 1820-0706 4 1 IC COMPUTER TTL MAGTD 5-BIT 07263 9324PC A12U15 - U16 1813-0054 0 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U17 1820-1416 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N A12U19 1820-1200 5 2 IC INV TTL LS HEX 01295 SN74LS02N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74LS05N A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS0N A12U23 1820-0493 6 IC COP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS0N A12U27 1820-0621 2 2 IC BFR TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74LS3N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74LS20N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74S8N SN15846N	1		1 2		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N		
A12U12 1820-1199 1 4 IC INV TTL LS HEX 1-INP 01295 SN74LS04N A12U13 1820-0174 0 1 IC INV TTL HEX 01295 SN74Q4N A12U14 1820-0706 4 1 IC COMPUTER TTL MAGTD 5-BIT 07263 9324PC A12U15 - U16 1813-0054 0 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U17 1820-1416 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N A12U19 1820-0075 0 2 IC INV TTL LS HEX 01295 SN74LS05N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74LS10N A12U23 1820-0493 6 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 LM307N A12U25 1820-0493 6 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN74LS20N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN7438N			1 '			1			
A12U13			1 1						
A12U14 1820-0706 4 1 IC COMPUTER TTL MAGTD 5-BIT 07263 9324PC A12U15 - U16 1813-0054 0 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U17 1820-1418 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N A12U19 1820-1200 5 2 IC INV TTL LS HEX 01295 SN74LS05N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74T3N A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U23 1820-0493 6 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 LM307N A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN74T4N A12U26 1820-0077 2 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC GBTR TTL NAND QUAD 2-INP 01295 SN74LS20N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74S8N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74S8N			1 1						
A12U14 1820-0706 4 1 IC COMPUTER TTL MAGTD 5-BIT 07263 9324PC A12U15 - U16 1813-0054 0 2 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U17 1820-1418 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N A12U19 1820-1200 5 2 IC INV TTL LS HEX 01295 SN74LS05N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74T3N A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U23 1820-0493 6 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 LM307N A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN74T4N A12U26 1820-0077 2 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC GBTR TTL NAND QUAD 2-INP 01295 SN74LS20N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74S8N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN74S8N	A121113	1890-0174		1	IC INV TTL HEX	01295	SN7404N		
A12U15 - U16 A12U17 A12U18 B13-0054 A12U18 B20-1416 B13-0054 B13-0144 B13-0			1 1			i .	1		
A12U17 1820-1416 5 1 IC SCHMITT-TRIG TTL LS INV HEX 1-INP 01295 SN74LS14N 01295 SN74LS02N A12U19 1820-1200 5 2 IC INV TTL LS HEX 01295 SN74LS05N 01295 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS05N 01292 SN74LS10N 01292 SN74LS10N 01292 SN74LS10N 01293 SN74LS10N 01293 SN74LS10N 01293 SN74LS10N 01293 SN74LS10N 01294 IS30-0054 0 IC OP AMP GP 8-DIP-P PKG 01291 SN74LS10N 01294 IC OP AMP GP 8-DIP-P PKG 01291 SN74LS10N 01294 OP AMP GP 8-DIP-P PKG 01291 OP AMP G						1			
A12U18 1820-1144 6 2 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N A12U19 1820-0200 5 2 IC INV TTL LS HEX 01295 SN74LS05N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74T3N A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U23 1820-0493 6 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN74T4N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N						1			
A12U19 1820-1200 5 2 IC INV TTL LS HEX 01295 SN74LS05N A12U20 - U21 1820-0075 0 2 IC FF TTL J-K PULSE CLEAR DUAL 01295 SN74T3N O1295 SN74LS10N A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N A12U23 1820-0493 6 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN74T4N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN7458N SN15846N						L			
A12U20 - U21	A12018	1820-1144	"		IC GATE HELS NON QUAD 2-INF	01295	SIN/4LSUZIN		
A12U20 - U21	44011/2	4000 4000	ا ہا		IO INVITTI I CHEV	01005	CNIZAL COEN		
A12U22 1820-1202 7 IC GATE TTL LS NAND TPL 3-INP 01295 SN74LS10N IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN7474N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N						1			
A12U23 1820-0493 6 IC OP AMP GP 8-DIP-P PKG 27014 LM307N A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN7474N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N				2		1			
A12U24 1813-0054 0 IC SWITCH ANALOG DUAL 14-DIP-C PKG 27014 AH0154D A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN7474N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N	1		1 1			1			
A12U25 1820-0077 2 IC FF TTL D-TYPE POS-EDGE-TRIG CLEAR 01295 SN7474N A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N						1			
A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N	A12U24	1813-0054	0		IC SWITCH ANALOG DUAL 14-DIP-C PKG	27014	AH0154D		
A12U26 1820-1204 9 1 IC GATE TTL LS NAND DUAL 4-INP 01295 SN74LS20N A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N						l .			
A12U27 1820-0621 2 2 IC BFR TTL NAND QUAD 2-INP 01295 SN7438N A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N						1			
A12U28 1820-0094 3 1 IC GATE DTL NAND QUAD 2-INP 01295 SN15846N			1 1			1	1		
	A12U27	1820-0621	2	2	IC BFR TTL NAND QUAD 2-INP	01295	SN7438N		
A12U29 1820-1144 6 IC GATE TTL LS NOR QUAD 2-INP 01295 SN74LS02N	A12U28	1820-0094		1	IC GATE DTL NAND QUAD 2-INP	01295	SN15846N		
	A12U29	1820-1144	6		IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N		
							1		
						<u> </u>			

Designation Number D	Table 6-4 Replaceable Parts for Options (Continued)							
AURILUS 1820-0976 0 4 1 1 1 1 1 1 1 1 1				Qty	Description		Mfr Part Number	
A12U32 1820-0976 0 4 1 C SHF-RGTT CMOS D-TYPE SERIAL-IN 31,585 COA018BE CAPACITY COA041A3 1820-1064 3 2 C SHF CMOS GUAD 1820-1199 1 1 C SHF CMOS GUAD 1820-1199 1 1 C SHF CMOS GUAD 1820-1197 9 5 C CAPAT TTL BUS DRIVE OLAD 1-INP 1822-1197 1 C SHF CMOS GUAD 1820-1197 9 5 C CAPAT TTL BUS DRIVE OLAD 1-INP 1822-1197 1 C CAPAT TTL BUS DRIVE OLAD 1-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE TTL SHE T-INP 1922-1198 1 C CAPAT TTL SHE T-INP 1 C CAPAT TTL SHE						04005	CNIZ4L COON	
A12U33 1820-0684 3 2 4 10 FR CMOS QUAD 143 1820-199 1 2 10 FR CMOS QUAD 1-1NP 19324 1820-199 1 2 10 FR CMOS QUAD 1-1NP 19324 1820-199 1 10 10 10 10 10 10	I							
A12UJM 1820-1094 3 2 1 C DRYR TTL BUS DRIVE QUAD 1-INP 19324 1						4		
A12U35 1820-1199 1	A12U33	1820-0928						
A12U36 1820-0528 7 5 10 GATE TIL IS NAND QUAD 2-INP 07285 SAT/4LS00N MG8314P 1820-0528 1820-0507 7 1 10 CATE TIL IS NAND QUAD 2-INP 07285 SAT/4LS0NN 1820-199 1 10 CATE TIL IS NAND QUAD 2-INP 07285 SAT/4LS0NN 1820-199 1 10 CATE TIL SAND QUAD 2-INP 07285 SAT/4LS0NN 1820-1928 2 10 CATE TIL SAND QUAD 2-INP 07285 SAT/4LSONN 1820-1928 2 10 CATE TIL SAND QUAD 2-INP 07285 SAT/4LSONN 1820-1928 2 10 CATE TIL SAND QUAD 2-INP 07285 SAT/4LSONN 1820-1928 2 10 CATE TIL SAND QUAD 2-INP 07285 SAT/4LSONN 1820-1928 2 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND GUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 7 10 CATE TIL SAND QUAD 2-INP 1820-0528 8 11 CATE TIL SAND QUAD 2-INP 1820-0528 8 11 CATE TIL SAND QUAD 2-INP 1820-0528 8 1 CATE TIL SAND QUAD 2-INP 1820-0528 8 1 CATE TIL SAND QUAD 2-INP 1820-0528 8 1 CATE TIL SAND QUAD 2-INP 1820-0528 8 1 CATE TIL SAND QUAD 2-INP 1820-1929 1 CATE TIL SAND QUAD 2-INP 1820-0528 8 1 CATE TIL SAND QUAD 2-INP 1820-	A12U34	1820-1084	3	2	IC DRVR TTL BUS DRVR QUAD 1-INP	18324		
A12U37 1820-0628 7 5 1 C.C.H.TTL.4-BIT 07283 3934PC 3934P	A12U35	1820-1199	1		IC INV TTL LS HEX 1-INP	01295	SN74LS04N	
A12U37 1820-0828 7 5 10 10 11 10 10 10 10	4401126	1900 1107			IC GATE TTI I S NAND OHAD 2-INP	01295	SN74LS00N	
A12JUS 1820-0633 1				_			1	
A12UJ39 1820-0807 7					1 1			
A12U40 A12U41 A12U41 A12U042 A12U42 A12D0621 A12U43 A12U43 B12D06263 A12U44 A12U45 B12D06263 A12U44 A12U45 B12D06263 A12U44 A12U45 B12D06263 A12U44 A12U45 B12D06263 A12U44 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U45 B12D06263 A12U52 B12D06263 A12U52 B12D06263 B11 B12D0470 B11 B12D							1	
A12LUS 1 1820-0621 2 1 10 SHF ROTT NAND QUAD 2-INP 01295 SN74SBN CD4015BE 1820-0678 0 1 1820-0678 1 1820-0678 1 1820-0678 1 1820-0678 1 1820-1084 3 1 1820-0628 2 1 1 ROM PROGRAMMED 28480 05345-80005 5 1 1 ROM PROGRAMMED 28480 05345-80005 1 1820-0688 7 1 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1820-0628 7 1 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1820-0628 7 1 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1820-0628 7 1 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1820-0628 1 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND TRU 3-INP 04713 MC8314P 1 CG ATE TITL IS NAND QUAD 2-INP 04725 SNAT4LSONN 1 CG ATE TITL IS NAND QUAD 2-INP 04725 SNAT4LSONN 1 CI CH TITL 4-BIT 04713 MC8314P 1 CI CH TITL 4-BIT 04713				1			1	
A12	A12U40	1820-1199	1		IC INV TTL LS HEX 1-INP	01295	SN/4LS04N	
A12 142	A12U41	1820-0621	2		IC BFR TTL NAND QUAD 2-INP	01295	SN7438N	
### ### ### ### ### ### ### ### ### ##		1820-0976	ا ہ ا		IC SHF RGTR CMOS D-TYPE SERIAL-IN	3L585	CD4015BE	
A12U44			2		IC BFR CMOS QUAD	3L585	CD4041A3	
A12U45 A12U46 A12U47 - U49 A12U47 - U49 A12U47 - U49 A12U51 A12U52 A12U51 A12U52 A12U51 A12U52 A12U53 A12U53 A12U54 A12U54 A12U54 A12U54 A12U55 A12U55 A12U55 A12U55 A12U55 A12U56 A12U57 A12U57 A12U57 A12U58 A12U58 A12U59 A12U59 A12U59 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U51 A12U524 A12U53 A12U54 A12U54 A12U56 A12U56 A12U57 A12U56 A12U57 A12U57 A12U58 A12U58 A12U58 A12U59 A12U59 A12U59 A12U51 A12U58 A12U59 A12U51 A12U58 A12U59 A12U59 A12U51 A12U58 A12U59 A12U59 A12U59 A12U51 A12U58 A12U59 A12U59 A12U51 A12U58 A12U59 A12U59 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U51 A12U50 A12U				1		28480	05345-80005	
A12U46			}	'				
A12USO 1820-0628 7 1 10 10 10 10 10 10				1				
A12U50				I	l			
A12U50	A12U47 - U49	1820-0626	7	1	IC LCH TTL 4-BIT			
A12US1		1820-0668	7	1	IC BFR TTL NON-INV HEX 1-INP	01295	1 -	
A12U52 05345-80006 6 1 ROM-PROGRAMMED 28480 05345-80006 A12U53 1820-1470 1 1 1 CMUXR/DATA-ŞEL TTL LS 2-TO-1-LINE QUAD 10295 SN74LS157N SN74LS00N A12U55 1820-2053 8 1 1 CDPR TTL LS SEC 4-TO-16-LINE 18324 74LS154N A12U56 1820-0626 7 1 CL CH TTL 4-BIT 04713 MC8314P N14LS04 1820-1199 1 1 CL INV TTL LS HEX 1-INP 01295 SN74LS0NN A12U55 1820-0626 7 1 CL CH TTL 4-BIT 04713 MC8314P N14LS04 N14LS04 N14LS04 N14LS04 N14LS04 N14LS04 N14LS04 N14LS04 N14LS05 N14LS	t t			l	IC BFR CMOS QUAD	3L585	CD4041A3	
A12U94 1820-1197 9			•	1		28480	05345-80006	
A12U54 1820-1197 9		4844 47		_	IO MUNICIPATA SEL TELLO O TO 4 LINE CUAD	01005	CNIZAL CAEZAL	
A12U55				l 1		1	I .	
A12U56 1820-0826 7 1 1820-199 1 1 1C LCH TTL 4-BIT 1 1C INV TTL LS HEX 1-INP 1929 1 1 1C INV TTL LS HEX 1-INP 1929 1 1 1C INV TTL LS HEX 1-INP 1929 1 1 1C INV TTL LS HEX 1-INP 1929 1 1 1C INV TTL LS HEX 1-INP 1929 1 120-0976 1 120-0976 1 120-0976 1 120-0978 2 1 IC SHF RGTR CMOS D-TYPE SERIAL-IN 1920-0928 2 1 IS BEQ-0928 2 1 IS BEQ-0928 2 1 IS BEQ-0928 2 1 IS BEQ-0928 3 L585 CD40:15BE	A12U54			1			· ·	
A12U56 A12U56 A12U57 B1820-1199 A12U58 A12U59 - U60 A12U61 A12U59 - U60 A12U61 A12U59 - U60 A12U61 A12U59 - U60 A12U61 A12U59 B1820-1200 B1820-0928 B1820-1426 B1920-0473 B1920-	A12U55	1820-2053	8	1	IC DCDR TTL LS BCD 4-TO-16-LINE .		1	
A12U57	A12U56	1820-0626	7	l	IC LCH TTL 4-BIT	04713	MC8314P	
A12U59 - U60 A12U59		1820-1199	1	Ì	IC INV TTL LS HEX 1-INP	01295	SN74LS04N	
A12U59 - USO A12U59	4401150	1000 1000	_ ا		ICINVITTI I CHEV	01205	SN74I SOSN	
A12U99 1820-1426 6 1 IC BFR CMOS QUAD IC SCHMITT-TRIG TIL LS NAND QUAD 2-INP 01295 SN74LS132N A12XU4 1200-0473 8 1 SOCKET-IC 16-CONT DIP DIP-SLDR 28480 1200-0473 A12XU4 1200-0473 8 1 SOCKET-IC 16-CONT DIP DIP-SLDR 28480 0360-0065 0360-0124 3 4 CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND 28480 0360-0065 0360-0124 3 4 CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND 28480 0360-0124 28480 0360-0124 28480 0360-0124 28480 0360-0124 28480 0360-0124 28480 0360-0124 28480 0360-0124 28480 05345-60022 28480 05345-60022 28480 05345-60022 28480 05345-60022 28480 05345-60022 28480 05345-60022 1 INTERFACE PANEL - OPTION 012 28480 8120-0664 05345-00022 1 INTERFACE PANEL PATCH 0530-0002 1 STANDOFF-HEX. SES-IN-LG 6-32-THD 00000 0510-0002 1251-3283 1 SOL-0002 1 SOL	L							
A12U99			_			1		
A12XU4	A12U61	1820-0928						
Description	A12U99	1820-1426	6	1	IC SCHMITT-TRIG TTL LS NAND QUAD 2-INP	01295	SN74LS132N	
A12ZA5	A12XU4	1200-0473	8	1	SOCKET-IC 16-CONT DIP DIP-SLDR	28480	1200-0473	
A12ZA5 8159-0005 0 2 RESISTOR-ZERO OHMS 22AWG LEAD DIA 28480 0360-0124 A19 05345-60022 4 1 INTERFACE PANEL - OPTION 012 28480 05345-60022 A19W1 8120-0664 6 1 CABLE ASSEMBLY 26AWG 24-CNDCT 28480 8120-0664 05345-00022 1 1 1 PLATE, REAR PANEL PATCH 0380-0643 3 2 STANDOFF-HEX .255-IN-LG 6-32-THD 00000 0510-0002 1251-3283 1530-1098 4 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283 1530-1098 4 1 CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR 00000 ORDER BY DESCRIPTI WASHER-LK HLCL NO. 8. 168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5 0180-1701 2 2 CAPACITOR-FXD 6.8UF +-20% 5VDC TA 56289 150D685X0006A2		0360-0065	1 1	ء ا	TERMINAL-STUD EKD-TUR SWGERM-MTG	28480	0360-0065	
A19			•			28480	0360-0124	
A19W1 8120-0664 6 1 1 CABLE ASSEMBLY 26AWG 24-CNDCT 28480 8120-0664 05345-00022 1 1 1 PLATE, REAR PANEL PATCH 0380-0643 3 2 STANDOFF-HEX. 255-IN-LG 6-32-THD 00000 OFDER BY DESCRIPTI 28480 0510-0002 1251-3283 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283 1530-1098 4 1 CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR 00000 ORDER BY DESCRIPTI 2190-0017 4 2 WASHER-LK HLCL NO. 8 .168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5 A20C6 - C7 A20C8 0180-1701 2 CAPACITOR-FXD 6.8UF +20% 5VDC TA 56289 150D685X0006A2	A12ZA5	8159-0005	0	2	RESISTOR-ZERO OHMS 22AWG LEAD DIA	28480	8159-0005	
05345-00022 1 1 1 PLATE, REAR PANEL PATCH 0380-0643 3 2 STANDOFF-HEX .255-IN-LG 6-32-THD 00000 O510-0002 1251-3283 1 THREADED INSERT-NUT 6-32 .062-IN-LG STL 28480 0510-0002 1251-3283 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283 1350-1098 4 1 CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR 00000 ORDER BY DESCRIPTI 2190-0017 4 2 WASHER-LK HLCL NO. 8 .168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5	A19	05345-60022	4	1	INTERFACE PANEL - OPTION 012	28480	05345-60022	
05345-00022 1 1 1 PLATE, REAR PANEL PATCH 0380-0643 3 2 STANDOFF-HEX .255-IN-LG 6-32-THD 00000 O510-0002 1251-3283 1 THREADED INSERT-NUT 6-32 .062-IN-LG STL 28480 0510-0002 1251-3283 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283 1350-1098 4 1 CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR 00000 ORDER BY DESCRIPTI 2190-0017 4 2 WASHER-LK HLCL NO. 8 .168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5		0400 0004			CARLE ACCEMBLY OF ANC 24 CNIDCT	28480	8120-0664	
0510-0002 5 1 THREADED INSERT-NUT 6-32 .062-IN-LG STL 28480 0510-0002 1251-3283 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283	A19WI		1			20400	0120 0004	
0510-0002 5 1 THREADED INSERT-NUT 6-32 .062-IN-LG STL 28480 0510-0002 1251-3283 1 CONNECTOR-RECT MICRORIBBON 24-CKT 24-CONT 28480 1251-3283							OPPER BY PERSONATION	
1251-3283								
1530-1098	ŀ		5	1		1	· ·	
1530-1098 2190-0017 4 1 CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR WASHER-LK HLCL NO. 8 .168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5 A20C6 - C7 A20C8 0180-1701 2 2 CAPACITOR-FXD 6.8UF +20% 5VDC TA NOT ASSIGNED CAPACITOR-FXD 6.8UF +20% 5VDC TA 56289 150D685X0006A2		1251-3283		1				
2190-0017 4 2 WASHER-LK HLCL NO. 8 .168-IN-ID 28480 2190-0017 A20 06345-60130 4 1 FILTER ASSEMBLY - OPTION 012 28480 05345-60130 A20C1-C4 A20C5 O180-1701 2 2 CAPACITOR-FXD 6.8UF +20% 5VDC TA NOT ASSIGNED CAPACITOR-FXD 6.8UF +20% 5VDC TA S6289 150D685X0006A2 A20C8 0180-1701 2 CAPACITOR-FXD 6.8UF +20% 5VDC TA S6289 150D685X0006A2			4	1	CLEAVIS 0.070-IN W SLT: 0.454-IN-PIN CTR	00000	ORDER BY DESCRIPTION	
A20C1-C4 A20C5					l .	28480	2190-0017	
A20C1-C4 A20C5								
A20C5	A20	06345-60130	4	1	FILTER ASSEMBLY - OPTION 012	28480	05345-60130	
A20C6 - C7 A20C8 0180-1701 2 NOT ASSIGNED CAPACITOR-FXD 6.8UF +20% 5VDC TA 56289 150D685X0006A2	A20C1-C4							
A20C8 0180-1701 2 CAPACITOR-FXD 6.8UF +20% 5VDC TA 56289 150D685X0006A2	A20C5	0180-1701	2	2	CAPACITOR-FXD 6.8UF +20% 5VDC TA	56289	150D685X0006A2	
A20C8 0180-1701 2 CAPACITOR-FXD 6.8UF +-20% 5VDC TA 56289 150D685X0006A2					NOT ASSIGNED	1		
ACORT B4 NOT ASSIGNED		0180-1701	2		CAPACITOR-FXD 6.8UF +-20% 5VDC TA	56289	150D685X0006A2	
	A20R1 - R4			1	NOT ASSIGNED			
A20R5 0683-1015 7 2 RESISTOR 100 5% .25W FC TC=-400/+500 01121 CB1015		0683-1015	7	2		01121	CB1015	
A20R6 - R7 NOT ASSIGNED	A20R6 - R7				1	04404	CB1015	
A20R8 0683-1015 7 RESISTOR 100 5% .25W FC TC=-400/+500 01121 CB1015	A20R8	0683-1015	7	1	HESISTOR 100 5% .25W FC TC=-400/+500	01121	CB1013	
1251-0600 0 2 CONNECTOR-SGL CONTACT 28480 1251-0600		1251-0600	0	2	CONNECTOR-SGL CONTACT	28480	1251-0600	
							1	

Table 6-5. Manufacturers Code List

MFR. NO.	MANUFACTURER NAME	ADDRESS	ZIP CODE
00000	Any Satisfactory Supplier		
S0545	Nippon Electric Co.	Tokyo, Japan [.]	
00115	Ace Glass Inc	Vineland,NJ	
00853	Westin Incorporated	Norcross, GA	30071
00904	Denver Plastic Inc	Lakewood, CO	80214
01121	Allen Bradley Company	Milwaukee, WI	79935
01295	Texas Instr. Semicond. Cmpnt Div.	Dallas, TX	75265
04713	Motorola incorporated	Roselle, IL	04713
07263	Fairchild Semiconductor Corporation	Cupertino, CA	95014
14193	Cal-R Inc	Santa Monica, CA	90404
18324	Signetics Corp	Sunnyvale, CA	94086
19701	Mepco/Electra Corporation	Mineral Wells, TX	76067
24046	Transitron Electronic Corporation	Wakefield, MA	01880
24546	Corning Glass Works (Bradford)	Corning, NY	14830
27014	National Semiconductor Corporation	Santa Clara, CA	95052
28480	Hewlett-Packard Co. Corporate Hq	Palo Alto, CA	94304
3L585	RCA Corporation	New York, NY	10112
32997	Bourns Inc. Trimpot Prod Division	Riverside, CA	92507
52763	Stettner Electronics Incorporated	Lauf, Germany	D-856
56289	Sprague Electric Co	Lexington, MA	01273
72136	Electro Motive Corporation	Florence, SC	06226
72982	Erie Technological Products Inc	Erie, PA	16512
73138	Beckman Instruments, Inc Helipot Div.	Fullerton, CA	92635
73899	J.F.D. Electronics Corporation	Brooklyn NY	11219
74970	Johnson E.F. Co	Waseca, MN	56093
75915	Littlefuse Incorporated	Des Plaines, IL	60016
82389	Switchcraft Inc	Chicago II	60630
84411	TRW Capacitor Division	Camden, NJ	08103
91637	Dale Electronics, Inc.	Columbus, NE	68601
98291	Sealectro Corporation	Portsmouth, England	

SECTION VII OPTIONS AND MANUAL CHANGES

7-1. INTRODUCTION

7-2. This section contains information necessary to adapt this manual to older instruments. Also included is information for available options. Refer to Section III for remote programming information.

7-3. OPTIONS

7-4. The following is a list of available options. Option 011, General Purpose Interface I/O (provides digital output and input control over all functions except input amplifier). Option 012 is similar to Option 011 but includes level and slope control. Correction of faults in Option 012 (05345-60121) board are accomplished under HP Exchange program by board replacement. Order HP Part No. 05345-60621 assembly from nearest HP Sales Service Office. (See Section II for full description and programming details.)

7-5. FIELD INSTALLATION OF OPTIONS

- 7-6. All options are field installable.
- 7-7. Option 011 is installed by removing the rightmost patch panel on the counter's rear panel and substituting the A19 Interface Panel. Install the A12 board into the motherboard connectors marked XA12, and connect the A19 ribbon cable to the socket on A12. Note the position of pin one when performing this connection.

7-8. MANUAL CHANGES

7-9. This manual applies directly to HP 5345A Electronic Counters with Serial Prefix 3103A. Refer to paragraph 1-4 for a description of the serial prefix effectively.

7-10. Newer instruments

7-11. As changes are made, newer instruments may have serial prefixes that are not listed in this manual. The manual for these instruments is supplied with a manual change sheet which contains the required updating information. If this sheet is missing, contact the nearest Hewlett-Packard Sales Office listed at the back of this manual.

7-12. Older Instruments

7-13. To adapt this manual to instruments having a serial prefix prior to 3103A, perform the backdating that applies to your instrument's serial prefix as listed in Table 7-1.

Table 7-1. Manual Backdating

If Your Instrument Has Serial Prefix	Make the following Changes to Your Manual		
3103A (A3, Date Code below 91094)	1		
Fan Bracket	1,2		
A14 Qualifier Assembly, Series 2928	1,2,3		
Serial 2928A13419 and below with Option 010, তুর্হ ারিক r	1 thru 4		
Serial 2928A13380 and below w/Opt 001, 10 MHz Voltage Controlled Oscillator-	1 thru 5		
2816A	1 thru 6		
2740A A9 Main Gate Assembly	1 thru 7		
2648A, A10 Gate Control Assembly	1 thru 8		
2648A A9 Main Gate Assembly	1 thru 9		
2426A, A9	1 thru 10		
2420A (Option 011 & 012 only)	1 thru 11		
2346A	1 thru 12		
2134A09291 and above	1 thru 134		
2134A08181 and above	1 thru 14		
2134A08081 and above	1 thru 15		
2134A	1 thru 16		
2130A	1 thru 17		
2128A	1 thru 18		
2120A	1 thru 19		
2116A	1 thru 20		
2112A	1 thru 21		
2104A	1 thru 22		
2040A	1 thru 23		

If Your Instrument Has Serial Prefix	Make the following Changes to Your Manual
2016A	1 thru 24
2012A	1 thru 25
2008A	1 thru 26
2006A	1 thru 27
2004A	1 thru 28
1944A	1 thru 29
1932A	1 thru 30
1912A	1 thru 31
1904A	1 thru 32
1820A	1 thru 33
1808A	1 thru 34
1744A	1 thru 35
1708A	1 thru 36
1644A	1 thru 37
1624A	1 thru 38
1612A	1 thru 39
1604A	1 thru 40
1528A	1 thru 41
1520A	1 thru 42
1516A	1 thru 43
1512A	1 thru 44
1440A	1 thru 45
1438A	1 thru 46
1436A	1 thru 47
1428A	1 thru 48
1424A	1 thru 49
1412A	1 thru 50
1352A	1 thru 51
1340A	1 thru 52

Post-it® Fax Note	7671	Date 7 MAIR # of pages 4
TO ANNA		From CHRIS FRANKS
Co./Dept.		Co.
Phone #		Phone #408 553 22 43
Fax # 805 734	2154	Fax #

CHANGE 1

To backdate the A3 Input Attenuator Assembly from Date Code 91094, make the following changes:

Table 6-2. A3 Input Attenuator Assembly Replaceable Parts: Delete A3C45 and C46 0160-5978 CAPACITOR-FXD 2.2PF +22.73% 50V.

Page 8-31, Figure 8-8. A3 Input Attenuator Assembly (05345-60238): Delete A3C45 and C46 in parallel with R22 and R28 on schematic diagram and component locator.

CHANGE 2

Table 6-3. Miscellaneous Parts:

Change W2, Power Cable for Option 012, from 05345-60210 to 05345-60087.

Change W11, Power Cable for Option 012, from 05345-60211 to 05345-60068.

Change Fan Bracket part number from 05345-00038 to 05345-00029.

Change connector p/n 1251-5337 to 1251-3803 on cable p/n 05345-60088, and mating connector on 5345A to 1251-3804.

CHANGE 3

To backdate from Series 3103A to 2928A, make the following changes:

Pages 4-37/4-40. Theory Of Operation - A14 Qualifier:

Replace paragraphs 4-217 thru 4-228 with Table 7-2 (paragraphs 4-219 thru 4-240).

6-24 Page 6-26, Table 6-2. A14 Qualifier Assembly Replaceable Parts:

Replace A14 (05345-60144) Replaceable Parts List with Table 7-3 (05345-60044).

Pages 8-52/8-53, Fig 8-18. A14 Qualifier Assembly Component Locator/Schematic Diagram: Replace A14 (05345-60144) component locator/schematic with Figure 7-1 A14, (05345-60044).

CHANGE 4

For instruments with Option 010, General Purpose Interface Output, make the following changes:

Page 3-26, Operation and Programming:

Add the following to paragraph 3-84 (a):

Option 010 has SRQ permanently disabled, and thus cannot request service.

Add the following to paragraph 3-84 (b):

Option 010 does not respond to the REN line.

Add "Option 010," to the beginning of the second paragraph of 3-84 (c), and (d):

Page 4-25, Add Table 7-4 (paragraphs 4-176 thru 4-182).

Paragraph 4-281.

Change paragraph heading to read "A19, Option 010, 011, Interface Panel".

Add Table 7-5, A12 Option 010 output Interface Assembly Replaceable Parts.

Figure 8-23. A19 Options 011 and 012 Interface Panel Assembly:
Change figure title to read "A19 Options 010 and 012 Interface Panel Assembly:

Change figure title to read "A19 Options 010, 011, and 012 Interface Assembly".

Add (Option 010, 05345-60024) to figure heading..



CHANGE 5

For instruments with Option 001, 10 MHz Voltage Controlled Oscillator, make the following changes:

Table 1-3, HP 5345A Specifications:

Add the following Option 001 Specifications:

OPTION 001: 10 MHz (crystal frequency) oscillator.

Stability:

Aging Rate: $<3 \times 10^{-7}$ per month for oscillator off-time less than 24 hours. Final value is defined

as frequency 24 hours after turn-on. Short Term: $<2 \times 10^{-9}$ for 1 s average Temperature: $<2 \times 10^{-6}$, 25°C to 35°C Line Voltage: $<1 \times 10^{-8}$, $\pm 10\%$ nominal.

External Frequency Standard Input:, 1, 2, 2.5, 5, or 10 MHz $\pm 5 \times 10^{-5}$, with input voltage >1V rms into 1K Ω .

Table 5-6. Adjustment Procedure (Continued):

Add "(STANDARD OR OPTION 001)" to A18 OSCILLATOR heading.

Add Table 7-6. A18 Option 001 Oscillator Assembly Replaceable parts.

Add Figure 7-2. A18 Option 001 10 MHz Oscillator Assembly Schematic Diagram.

CHANGE 6

To backdate from Series Prefix 2928A to 2816A, make the following changes:

Page 6-29, Table 6-3. Miscellaneous Electrical Parts:

Change C5 from 0180-0230 (1UF) to 0180-0161 CAPACITOR-FXD 3.3UF -20 +20TAO OHM.

CHANGE 7

To backdate the 5345A from Series 2740A to 2648A, make the following changes:

Pages 6-18/6-21, Table 6-2. A9 Main Gate Assembly Replaceable Parts:

See schematic changes (Page 8-41).

Page 8-41, Figure 8-12. A9 Main Gate Assembly Schematic/Component Locator:

Change the A9 (05345-60099) schematic to show the following pins are not tied together:

-	A9U1, PINS 14, 15	A9U7, PINS 2,3
	A9U2, PINS 2,3	A9U7, PINS 13, 14
1	A9U4, PINS 2,3	

Instruments with Serial Numbers above 2648A12169 also include changes for Series 2740A.

CHANGE 8

To backdate the A10 Gate Control Assembly from Series 2648 to Series 2104, make the following changes:

Pages 6-21/6-23, Table 6-2. A10 Gate Control Assembly Replaceable Parts:

Change A10 (05345-60050) from Series 2648 to 2104.

Change A10R27, A60, A61 from 0683-0403 (121 ohms) to 0757-0415 RESISTOR 470 1% .12 W F. Add A10R28, R54, R55, 0683-4715, RESISTOR FXD 470 1% .12W F.

Page 8-43, Figure 8-13. A10 Gate Control Assembly Schematic/Component Locator:

Change A10 (05345-60050) Series from 2648 to 2104.

Change A10R27, R60, R61 values from 121 ohms to 470 ohms.

Schematic Diagram:

Add A10R28 from the emitter of Q7 to +5V.

Add A10R55 from the emitter of Q19 to +5V.

Add A10R54 from the emitter of Q18 to +5V.

Component Locator:

Add A10R28 between R27 and R64.

Add A10R54 between R47 and R60.

Add R55 between R61 and R45.

CHANGE 9

To backdate the 5345A from Series 2740A to 2648A, make the following changes:

Pages 6-18/6-21, Table 6-2. A9 Main Gate Assembly Replaceable Parts: Delete the asterisk (*) from A9C25 indicating a factory-selected value. Add A9R3 and R6, 0757-0931, RESISTOR 2K 2% .125WF TC=0+-100.

NOTE: A9 (05345-60099) may or may not have A9R3, R6.

Page 8-41, Figure 8-12. A9 Main Gate Assembly Schematic/Component Locator: Add A9R3 and R6, 2K ohms, in upper left of schematic. Add A9R3 below R10, and R6 between C15 to the right of U15, above R12.

NOTE: A9 (05345-60099) may or may not have A9R3, R6.

CHANGE 10 (2426A)

Page 6-18, Table 6-2. Standard Assembly Replaceable Parts: Change A9C25 from 0160-3879 to "NOT USED".

Page 8-41, Figure 8-12. A9 Main Gate Assembly:

Delete C25 (connected to U1B Pin 14 and R64).

NOTE

Instruments with serial number 2426A10881 and above may or may not have C25 (22 pF) installed.

CHANGE 11 (2420A for Option 011 and 012 Only)

OPTION 011 ONLY:

Page 6-36, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60018) SERIES from 2420 to 2134.

Delete A12C99, A12CR99, A12R99, and A12U99.

Page 8-49, Figure 8-16. A12 Option 011 I/O Interface Assembly:

Change A12 (05345-60018) SERIES from 2426 to 2134.

Change "TALK HANDSHAKE" circuit as shown in Figure 7-3. (Delete C99, CR99, R99, and U99).

OPTION 012 ONLY:

Page 6-38, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60121) SERIES from 2426 to 2420.

Delete A12C12, A12C99, A12R99, A12CR99, and A12U99

Page 8-49A, Figure 8-16A. A12 Option 012 HP-IB Interface Assembly:

Replace A12 Option 012 Schematic Diagram with Figure 7-4A/B.

Change A12 (05345-60121) SERIES from 2426 to 2420.

CHANGE 12 (2346A)

Pages 1-3/1-4, Table 1-3. HP 5345A Specifications:

Replace Table 1-3 with Table 7-5.

Pages 4-12/4-13, Theory of Operation:

Replace paragraphs 4-84 through 4-92 with Table 7-6.

Pages 5-52/5-53, Table 5-6. Adjustment Procedure:

Replace A3 and A4 Adjustment Procedure with Table 7-7.

Pages 6-6/6-9, Table 6-2. Standard Assembly Replaceable Parts:

Replace A3/A4 Parts List with Table 7-8.

Page 6-25, Table 6-2. Standard Assembly Replaceable Parts:

Change A12 (05345-60121) part number to 05345-60021.

Page 6-32, Table 6-3. Miscellaneous Replaceable Parts:

Delete 05345-00037, 2360-0242, 3050-0066.

CHANGE 12 (2346A) (Continued)

OPTION 012 ONLY:

Page 6-38, Table 6-4. Option Assembly Replaceable Parts:

Change A3 (05345-60239) part number to 05345-60039.

Delete A3W1 05345-60191 and A3W2 05345-60192.

Pages 6-38/6-40, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60121) part number to 05345-60021.

Change A12CR1 from "NOT USED" to 1902-0057 DIODE: BRKDWN 6.49V.

Change A12R2 from 0757-0924 to 0683-4725 R:FXD 4700 OHM 5%.25W.

Add A12XU17 1200-0474 SOCKET:IC 14 PIN

Add A12XU22 05345-80003 SOCKET:IC 14 PIN LESS PIN 11.

Page 6-41, Table 6-4. Option Assembly Replaceable Parts:

Change A20 (05345-60130) part number to 05345-60030.

Add A20C1, A20C2, A20C3, A20C4, A20C6, A20C7 0180-1701 C:FXD 6.8 uF.

Add A20R1, A20R2, A20R3, A20R4, A20R6, A20R7 R:FXD 100 0HM .25W.

Pages 8-30/8-31, Figure 8-8. A3/A4 Input Assemblies:

Replace A3/A4 Component/Adjustment Locator and Schematic Diagram with Figures 7-5, 7-6.

CHANGE 13 (2134A09291 and above)

Page 6-29, Table 6-3. Miscellaneous Replaceable Parts:

Delete 05345-00036 INSULATOR-TRANSFORMER.

CHANGE 14 (2134A08181 and above)

Page 6-30, Table 6-3. Miscellaneous Replaceable Parts:

Delete W2 (OPTION 012) 05345-60087

CHANGE 15 (2134A08081 and above)

Page 6-28, Table 6-2. Standard Assembly Replaceable Parts:

Change A18 (10811-60111) to 10544-60011. The oscillators are directly interchangeable.

CHANGE 16 (2134A)

Table 7-8. Standard Assembly Replaceable Parts:

Change A4R27 and A4R29 from 0757-0276 to 0683-5105 R:FXD 51 OHM 5%.25W.

Figure 7-6. A3/A4 Input Assemblies:

Change A4R27 and A4R29 to 51 ohms.

CHANGE 17 (2130A)

Pages 6-5/6-6, Table 6-2. Standard Assembly Replaceable Parts:

Change A2 (05345-60027) SERIES from 2134 to 1352.

Change A2U2 from 1820-1211 to 1820-0598 IC DM74L86N.

Change A2U5 from 1820-1202 to 1820-0587 IC DM74L10N.

Change A2U6 from 1820-1644 to 1820-0914 IC DECODER.

Pages 6-23/6-24, Table 6-2. Standard Assembly Replaceable Parts:

Change A11 (05345-60011) SERIES from 2134 to 2104.

Change A11U16,U17,U18,U19 from 1820-2316 to 1820-0634 IC COUNTER.

Add A11CR5,CR10 1901-0040 DIODE-SWITCHING 2NS 30V 50MA.

Add A11CR9 1901-0535 DIODE-SCHOTTKY.

Page 6-27, Table 6-2. Standard Assembly Replaceable Parts:

Change A15 (05345-60045) SERIES from 2134 to 2104.

Change A15U3, U36 from 1820-1211 to 1820-0598 IC DM74L86N.

Page 6-36, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60018) SERIES from 2134 to 2104.

Delete A12R15,R16,R17.

Change A12U7 from 1820-1414 to 1820-0587 IC DM74L10N.

Change A12U30 from 1820-0706 to 1820-0904 IC COMPARATOR.

Change A12U24, U25, U26, U32, U35 from 1820-0626 to 1820-0701 IC LATCH.

Page 8-29, Figure 8-7. Anode Driver Display Assembly:

Change A2 (05345-60027) SERIES from 2134 to 1352.

CHANGE 17 (2130A) (Continued)

A2U6 Truth Table, Input Condition "HXHHLHL":

Change "c" in output condition from H to L. Page 8-45, Figure 8-14. All Scaler Assembly:

Change A11 (05345-60011) SERIES to 2104.

Add A11R5.

Page 8-49, Figure 8-16. A12 Option 011 I/O Interface:

Change A12 (05345-60018) SERIES from 2134 to 2104.

Delete A12R15,R16,R17.

Page 8-55, Figure 8-19. A15 ROM Assembly:

Change A15 (05345-60045) SERIES from 2134 to 1820.

CHANGE 18 (2128A)

Page 6-26, Table 6-2. A14 Qualifier Assembly:

Change A14 (05345-60044) SERIES from 2130 to 1644.

Change A14U14 from 1820-1112 to 1820-0596 IC DM7474N.

Change A14U24 from 1820-0111 to 1820-0627 IC DECODER.

Change A14U27 from 1820-0610 to 1820-0708 IC MULTIPLEXER.

Change A14U28 from 1820-0706 to 1820-0904 IC COMPARATOR.

Change A14U37 from 1820-1211 to 1820-0598 IC DM74L86N. Change A14U38 from 1820-0075 to 1820-0595 IC DM74L73N.

Change A14U2,U3,U7,U8,U11,U15 from 1820-0615 to 1820-0658 IC MULTIPLEXER.

Page 8-53, Figure 8-18. A14 Qualifier Assembly:

Change A14 (05345-60044) SERIES from 2130 to 2104.

Change pin numbers on U37B and U37C.

Interchange pins 6 and 4 on U37B and pins 8 and 10 on U37C.

CHANGE 19 (2120A)

Table 7-4. Standard Assembly Replaceable Parts:

Change A3 (05345-60038 & 05345-60039) SERIES from 2420 to 2116.

Change A3R10, R12 from 0757-0283 to 0683-2025 2K 5% .25W.

Change A3R22, R25 from 0698-7233 to 0698-6241 750 5% .125W.

Change A3R27, R50 from 0757-0424 to 0683-1125 1.1K 5%.25W.

Change A3R30, R49 from 0698-7188 to 0698-6283 10 5%.125W.

Change A3R31 from 0757-0427 to 0683-1525 1.5K 5% .25W.

Change A3R32 from 0698-7240 to 0698-5178 1.5K 5%.125W.

Change A3R33, R35, R41, R42 from 0698-7243 to 0698-3113 100 5% .125W.

Change A3R37, R39, R55, R57 from 0698-7205 to 0698-3378 51 5% .125W

Change A3R38, R40 from 0757-0280 to 0683-1025 1K 5%.25W.

Change A3R43, R46 from 0698-7228 to 0698-6984 470 5% .125W.

Change A3R48 from 0698-7221 to 0698-5564 240 5%.125W.

Change A3R51,R52,R53,R54 from 0757-0424 to 0683-1125 51 5% .125W.

Change A3R59,R60,R61,R62, from 0698-7214 to 0683-5105 51 5% .25W.

CHANGE 20 (2116A)

Page 6-25, Table 6-2. Standard Assembly Replaceable Parts:

Change A13 (05345-60013) SERIES from 2120 to 2004.

Change A13U24 from 1820-1211 to 1820-0598 IC DM74L86N

Page 8-51, Figure 8-17. Adder/Subtractor Assembly:

Change A13 (05345-60013) SERIES from 2120 to 2004.

Change A13U24B pin number 4 to pin number 6, and pin number 6 to pin number 4.

CHANGE 21 (2112A)

Page 6-14, Table 6-2. Standard Assembly Replaceable Parts:

Change A8C56 from 0140-0202 to 0160-2198 15pF 5% 500VDC.

Page 8-39, Figure 8-11. PLL Multiple Noise Generator Assembly:

Change A3C56 to 15 pF.

CHANGE 22 (2104A)

Page 6-25,. Table 6-2. Standard Assembly Replaceable Parts:

Change A13 (05345-60013) SERIES from 2120 to 2004.

Change A13U14,U26 from 1820-0610 to 1820-0584 IC DM74L02N

Change A13U24 from 1820-1211 to 1820-0598 IC DM74L86N

Page 6-29, Table 6-3. Miscellaneous Replaceable Parts:

Change S7 from 3101-2479 to 3101-0529 SWITCH-SL DP3T-NS 1A 125VAC.

Change S8 and S9 from 3101-0957 to 3101-1541 SWITCH-SL SPST-NS 1A 125VAC.

Page 6-31, Table 6-3. Miscellaneous Replaceable Parts:

Change MP10 from 05345-00034 to 05345-60004 PANEL, REAR

WRONG

CHANGE 23 (2040A)

Pages 6-21/6-23, Table 6-2. Standard Assembly Replaceable Parts:

Change A10 (05345-60050) SERIES from 2104 to 2016.

Change A10U2, U13 from 1820-1197 to 1820-0583 IC DM74L00N.

Change A10U8, U14 from 1820-1470 to 1820-0710 IC MULTIPLEXER.

Change A10U9 from 1820-1199 to 1820-0586 IC DM74L04N

Change A10U10 from 1820-1210 to 1820-0590 IC DM74L51N.

Change A10U6, U12 from 1820-0077 to 1820-0596 IC DM74L74N.

Pages 6-23/6-24, Table 6-2. Standard Assembly Replaceable Parts:

Change A11 (05345-60011) SERIES from 2104 to 2006.

Change A11U5 from 1820-1204 to 1820-0588 IC DM74L20N.

Change A11U20, U24, U28 from 1820-1198 to 1820-0585 IC DM74L03N

Change A11U25 from 1820-1470 to 1820-0710 IC MULTIPLEXER.

Page 6-25, Table 6-2. Standard Assembly Replaceable Parts:

Change A13U14, U25 from 1820-1144 to 1820-0328 IC SN7402N

Change A13U31, U32 from 1820-1470 to 1820-0710 IC MULTIPLEXER.

Page 6-26, Table 6-2. Standard Assembly Replaceable Parts:

Change A14 (05345-60044) SERIES from 2104 to 1904.

Change A14U5, U17, U21 from 1820-1199 to 1820-0586 IC DM74L04N.

Change A14U6, U9, U10, U16, U22 from 1820-1197 to 1820-0583 IC DM74L00N.

Change A14U12 from 1820-1144 to 1820-0584 IC DM74L02N.

Change A14U18, U36 from 1820-1210 to 1820-0590 IC DM74L51N.

Change A14U33, U34 from 1820-1202 to 1820-0587 IC DM74L10N.

Change A15 (05345-60045) SERIES from 2104 to 1820.

Change A15U7, U10, U20 from 1820-1197 to 1820-0583 IC DM74L00N.

Change A15U11, U37 from 1820-1202 to 1820-0587 IC DM74LI0N.

Change A15U19 from 1820-1199 to 1820-0586 IC DM74L04N

Change A15U26, U29 from 1820-1144 to 1820-0584 IC DM74L02N

Page 6-36, Table 6-4. Option Assembly Replaceable Parts:

Change A12, Option 011 (05345-60018) SERIES from 2104 to 1612.

Change A12U1, U15, U22 from 1820-1197 to 1820-0583 IC DM74L00N.

Change A12U4, U10, U14 from 1820-110-0584 IC DM74L02N.

Change A12U17 from 1820-2053 to-1820-0702 IC DECODER.

Change A12U20, U23 from 1820-1199 to -1820-0584 IC DM74L04N.

Change A12U21 from 1820-1207 to 1820-0589 IC DM74L30N.

Pages 6-38/6-40, Table 6-4, Option Assembly Replaceable Parts:

Change A12, Option 012 (05345-60021) SERIES from 2104 to 2012.

Change A12U1, U22, U46 from 1820-1202 to 1820-0587 IC DM74L10N.

Change A12U2, U3 from 1820-1418 to 1820-1047 IC TTL 74L42A.

Change A12U10, U30, U36, U54 from 1820-1197 to 1820-0583 IC DM74L00N.

Change A12U12, U35, U40, U57 from 1820-1199 to 1820-0586 IC DM74L04N.

Change A12U18 from 1820-1144 to 1820-0584 IC DM 74L02N.

Change A12U26 from 1820-1204 to 1820-0588 IC DM74L20N.

Change A12U53 from 1820-1470 to 1820-0710 IC MULTIPLEXER.

Change A12U55 from 1820-2053 to 1820-0702 IC TTL 93L11.

CHANGE 24 (2016A)

Page 6-17, Table 6-2. Standard Assembly Replaceable Parts:

Replace A9 assembly parts list with Table 7-9.

Page 8-41, Figure 8-12, A9 Main Gate Assembly:

Replace A9 Main Gate Assembly schematic and component locator with Figure 7-7 Delete A9C25.

06346 6000 9 = PA e7-7 6009 9 = mm

CHANGE 25 (2012A)

Page 6-21, Table 6-2. Standard Assembly Replaceable Parts:

Change A10 (05345-60050) SERIES from 2016 to 2008.

Delete A10CR8, R81.

Page 8-43, Figure 8-13. Gate Control Assembly:

Change A10 (05345-60050) SERIES from 2016 to 2008.

Delete A10CR8, R81.

CHANGE 26 (2008A)

Table 7-4. Standard Assembly Replaceable Parts:

Change A9U5 from 1820-2000 to 1820-0566 IC DIGITAL.

Page 6-23, Table 6-2. Standard Assembly Replaceable Parts:

Change A10U6 from 1820-1179 to 1820-0596 IC DM74L74N.

Page 6-29, Table 6-3, Miscellaneous Replaceable Parts:

Change S2 from 3101-2269 to 3101-1694 SWITCH-TGL SUBMIN DPNT NS 2A 250VAC.

Page 6-31, Table 6-3. Miscellaneous Replaceable Parts:

Change MP20 from 05345-00033 to 05345-00032.

Page 6-38, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60021) SERIES from 2012 to 1912.

Delete A12C7.

Pages 8-49A/8-49B, Figure 8-16. A12 Option 012 Schematic:

Change A12 SERIES from 2012 to 1912.

Delete A12C7.

CHANGE 27 (2006A)

Pages 6-21/6-23, Table 6-2. Standard Assembly Replaceable Parts:

Change A10C10 from 0180-1746 to 0180-0210 CAPACITOR-FXD 3.3UF ±20% 15VDC TA.

Delete A10C13.

Change A10R41 from 0683-2225 to 0757-0283 RESISTOR-2K 1%.125W.

Change A10R46 from 0757-0918 to 0757-0416 RESISTOR-511 1%.125W.

Change A10R49 from 0757-0955 to 0757-0462 RESISTOR-75K 1% .125W.

Change A10R50 from 0757-0946 to 0698-3449 RESISTOR-28.7K 1%.125W.

Change A10U3, U10, U24 from 1820-1173 to 1820-0146 IC MC1017P.

Change A10U11, U21, U23 from 1820-0802 to 1820-0145 IC MC1010P.

Change A10U16 from 1820-1199 to 1820-0174 IC SN7404N.

Change A10U18 from 1820-0806 to 1820-0142 IC MC1004P.

Change A10U20 from 1820-1052 to 1820-0275 IC MC1039P.

Change A10U22 from 1820-0817 to 1820-0581 IC MC1032P.

Page 6-34, Table 6-4. Option Assembly Replaceable Parts:

Change A18 (05345-60069) SERIES from 2008 to 1340.

Delete A18R8, R9, R10 R11.

Change A18U1 from 1820-0806 to 1820-0142 IC MC1004P.

Page 8-43, Figure 8-13. A10 Gate Control Assembly:

Replace A10 (05345-60050) Component Locator and Schematic with Figure 7-8.

Page 8-61, Figure 8-22. A18 Option 001 10 MHz Oscillator:

Change A18 SERIES from 2008 to 1340. Delete A18R8, R9, R10, R11.

CHANGE 28 (2004A)

Page 6-24, Table 6-2. Standard Assembly Replaceable Parts:

Change A11 (05345-60011) SERIES from 2006 to 1820.

Delete A11R28, R29.

Change A11U23, U27 from 1820-1052 to 1820-0275 IC MC1039P.

Page 8-45, Figure 8-14. A11 Scaler Assembly:

Change A11 SERIES from 2006 to 1820.

Change connections for A11CR1,CR4, delete A11R28, R29 and change connections to A11U23, U27 as shown in Figure 7-9.

CHANGE 29 (1944A)

Page 6-25, Table 6-2. Standard Assembly Replaceable Parts:

Change A13 (05345-60013) SERIES from 2004 to 1912.

Add A13C4 0160-3877 CAPACITOR -FXD 100PF 20% 200WVDCCER

Change A13U6 from 1820-0077 to 1820-1112 IC 74LS74.

Page 8-51, Figure 8-17. A13 Adder/Subtractor Assembly:

Add A13C4 (100 pF) between REG CLK line (to A13U6B pin 11) and circuit board common.

CHANGE 30 (1932A)

Page 6-29, Table 6-3. Miscellaneous Replaceable Parts:

Change C3, C4 from 0160-4439 to 0160-3333 CAPACITOR-FXD 5000 pF ±20% 250WVAC CER.

Page 8-65, Figure 8-24. Wiring, Power Transformer, A17J1, W5J1:

Change C3, C4 from .0047 to .0005 UF.

CHANGE 31 (1912A)

Pages 6-18/6-20, Table 6-2. Standard Assembly Replaceable Parts:

Change A9 (05345-60009) SERIES from 1932 to 1516.

Change A9R9 thru R14, R20, R25, R26, R31 thru R35, R41, R44, R49, R53, R58, R60, R61, R66, R68 thru R71, R73, R74, R82 and R83 from 0698-3969 to 0757-0893 RESISTOR 51 2% .125W F TC=0±100.

Page 8-41, Figure 8-12. A9 Main Gate Assembly:

Change A9 (05345-60009) SERIES from 1932 to 1516.

CHANGE 32 (1904A)

Page 6-25. Table 6-2. Standard Assembly Replaceable Parts:

Change A13 (05345-60013) SERIES from 1912 to 1820.

Delete A13C4.

Pages 6-39/6-40, Table 6-4. Option Assembly Replaceable Parts:

Change A12 (05345-60021) SERIES from 1912 to 1644.

Change A12R69, R86 from 2100-2503 to 2100-2706 RESISTOR-VAR 10K 10%.

Change A12U9, U25, U37, U47 from 1820-0077 to 1820-0174 IC SN7404N.

Change A12U48, U49, U56 from 1820-0626 to 1820-0701 IC TTL 93L14.

Change A12U14 from 1820-0706 to 1820-0584 IC DM74L02N.

Pages 8-49A/8-49B, Figure 8-16A. A12 Option 012 Interface Assembly:

Change A12 (05345-60021) SERIES from 1912 to 1644.

Change A12R69, R86 from 20K to 10K.

Page 8-51, Figure 8-17. A13 Adder/Subtractor Assembly:

Change A13 (05345-60013) SERIES from 1912 to 1820.

Delete A13C4.

CHANGE 33 (1820A)

Page 6-26, Table 6-2. Standard Assembly Replaceable Parts:

Change A14 (05345-60044) SERIES from 1904 to 1820.

Change A14R3 from 0698-6001 to 0683-1035 RESISTOR-10K 5%.25W FC TC=-400 \pm 700.

Delete A14R4.

Page 8-53, Figure 8-18. A14 Qualifier Assembly:

Delete R4.

CHANGE 34 (1808A)

Page 6-24, Table 6-2. Standard Assembly Replaceable Parts:

Change A11 (05345-60011) SERIES from 1820 to 1352.

Change A11U2 from 1820-1425 to 1820-1056 IC SN74132N.

Change A11U3 from 1820-1202 to 1820-0068 IN SN7410N.

Change A11U10 from 1820-1199 to 1820-0174 IC SN7404N.

Change A11U11, U12 from 1820-1204 to 1820-0069 IC SN7420N.

Page 6-25, Table 6-2. Standard Assembly Replaceable Parts:

Change A13 (05345-60013) SERIES from 1820 to 1340.

Change A13U2, U3 from 1820-0910 to 1820-0305 IC SN7483N.

Change A13U4, U20 from 1820-1411 to 1820-0301 IC SN7475N.

Change A13U5, U33 from 1820-1202 to 1820-0068 IC SN7410N.

Change A13U6 from 1820-1112 to 1820-0077 IC SN7474N.

Change A13U7 from 1820-1416 to 1820-0174 IC SN7404N.

Change A13U10,U22,U23,U28 from 1820-1430 to 1820-0716 IC SN74161N.

Change A13U11 from 1820-1211 to 1820-0282 IC SN7486N.

Change A13U12, U16, U27 from 1820-1425 to 1820-0054 IC SN7400N.

Change A13U15 from 1820-1112 to 1820-0596 IC DM74L74N.

Change A13U18 from 1820-1204 to 1820-0069 IC SN7420N.

Change A13U25 from 1820-1144 to 1820-0328 IC SN7402N.

Change A13U29 form 1820-1197 to 1820-0054 IC SN7400N.

Page 6-26, Table 6-2. Standard Assembly Replaceable Parts:

Change A14 (05345-60044) SERIES from 1820 to 1708.

Change A14U1 from 1820-1207 to 1820-0070 IC SN7430N.

Change A14U13 from 1820-1194 to 1820-0233 IC SN74193N.

Change A14U23, U31 from 1820-1196 to 1820-0788 IC SN74174N.

Change A14U26 from 1820-1144 to 1820-0328 IC SN7402N.

Change A14U29 from 1820-1278 to 1820-0545 IC SN74191N.

Change A14U32 from 1820-1112 to 1820-0077 IC SN7474N.

Page 6-28, Table 6-2. Standard Assembly Replaceable Parts:

Change A15 (05345-60045) SERIES from 1820 to 1708.

Change A15U9, U18 from 180-1418 to 1820-0214 IC SN7442N.

Change A15U15 from 1820-1430 to 1820-0716 IC SN74161N.

Change A15U17, U34 from 1820-1411 to 1820-0301 IC SN7475N.

Change A15U22 from 1820-1144 to 1820-0328 IC SN7402N.

Change A15U23 from 1820-1112 to 1820-0077 IC SN74074N.

Change A15U28 from 1820-0910 to 1820-0305 IC SN7483N.

Figure 7-7. A10 Gate Control Assembly:

Change A10 (05345-60010) SERIES from 1820 to 1436.

Page 8-45, Figure 8-14. A11 Scaler Assembly:

Change A11 (05345-60011) SERIES from 1820 to 1352.

Page 8-51, Figure 8-17, A13 Adder/Subtractor Assembly:

Change A13 (05345-60013) SERIES from 1820 to 1340.

Page 8-53, Figure 8-18. A14 Qualifier Assembly:

Change A14 (05345-60044) SERIES from 1820 to 1708.

Page 8-55, Figure 8-19. A15 ROM Assembly:

Change A15 (05345-60045) SERIES from 1820 to 1708

CHANGE 35 (1744A)

Page 6-12, Table 6-2. Standard Assembly Replaceable Parts: Delete A7CR13.

Page 8-35, Figure 8-10. A7 Linear Regulator Assembly: Change A7 (05345-60007) SERIES from 1808 to 1440.

Delete A7CR13.

CHANGE 36 (1708A)

Page 6-9, Table 6-2. Standard Assembly Replaceable Parts:

Change A4 (05345-60004) SERIES from 1744 to 1612.

Change A4R15, R18 from 0757-0334 to 07570-0913 RESISTOR-360 2%.125W F TC=0±100 Delete A4C26,C27.

Page 6-10, Table 6-2. Standard Assembly Replaceable Parts:

Change A6 (05345-60006) SERIES from 1744 to 1424.

Change A6C16, C17, C18 from 1080-2746 to 0180-1714 CAPACITOR 330UF±10%6VDCTA-SOLID.

Page 6-12, Table 6-2. Standard Assembly Replaceable Parts:

Change A7 (05345-60007) SERIES from 1808 to 1440.

Change A7CR1 from 1906-0096 to 1906-0028 DIODE MULT FULL WAVE BRIDGE RECTIFIER.

Pages 6-14/6-15, Table 6-2. Standard Assembly Replaceable Parts:

Change A8 (05345-60031) SERIES from 1744 to 1604.

Change A8C56 from 0160-2198 to 0140-0202 CAPACITOR-FXD 15PF ±5% 500WVDC MICA

Change A8R8 from 0757-0948 to 0757-0950 RESISTOR-12K 2%.125W F TC=0±100

Page 8-33, Figure 8-9. A6 Switching Regulator Assembly:

Change A6 (05345-60006) SERIES from 1744 to 1424.

Page 8-39, Figure 8-11 PLL Multiple Noise Generator Assembly:

Change A8 (05345-60031) SERIES from 1744 to 1604.

Change A8C56 from 20 pF to 15 pF.

Change A8R8 from 12K to 10K.

CHANGE 37 (1644A)

Page 6-26, Table 6-2. Standard Assembly Replaceable Parts:

Change Part Number of A14 from 05345-60044 to 05345-60034.

Change SERIES from 1708 to 1624.

Page 6-27, Table 6-2. Standard Assembly Replaceable Parts:

Change Part Number of A15 from 05345-60045 to 05345-60035.

Change SERIES from 1708 to 1624.

Change A15U8 from 1816-1018 to 1816-0824.

Change A15U16 from 1816-1019 to 1816-0825.

Change A15U24 from 1816-1020 to 1816-0826.

Change A15U32 from 1816-1021 to 1816-0827.

Page 8-53, Figure 8-18. A14 Qualifier Assembly:

Change schematic to delete jumper and terminals A,B,C near U2 and U7. The point that was terminal A connects directly to U7 pin 5. Delete jumper and terminals D,E,F near U15. The terminals

D and E are replaced with a straight through connection so that U15(l) connects to U25A(3), R3, and P1A(F6-).

Page 5-4, Paragraph 5-24 (using the 05345-60200 Test Board) Step b(4):

Change second sentence to read "The BKPT 1, 2, 3, and 7 refers to test switches located on top of the A14 board."

Page 5-18, Table 5-3, Processor Flow Test Results:

Replace part of Table 5-3 (starting with Delay Switch 00039 - ending with 00220) with Table 7-10).

Page 5-28, Table 5-4. Command Source Listing:

Replace Table 5-4 with Table 7-11.

Page 5-29, Table 5-4, Command Source Listing:

Replace Table 5-4 with Table 7-12.

Page 5-31, Figure 5-9. Simplified Processor Flowchart:

Change flowchart as indicated in partial diagram in Figure 7-10. In block 2A, 2B, and 2C, change last sentence to "when entering from 3R."

Page 5-31, Figure 5-9. Simplified Processor Flowchart:

Change flowchart as shown in Figure 7-12.

Page 5-39, Figure 5-11. Processor Flowchart, Sheet 2:

Near the center of the flowchart, delete the DPLK← -1 block between the START+STOP block and the 31 symbols.

Page 5-39, Figure 5-11. Processor Flowchart, Sheet 2:

Change flowchart as shown in Figure 7-13, add accompanying 2J QUALIFIER test to page 5-32.

CHANGE 37 (1644A) (Continued)

Page 5-41, Figure 5-12. Processor Flowchart, Sheet 3:

Replace Figure 5-12 with Figure 7-14.

Page 5-41, Figure 5-12. Processor Flowchart, Sheet 3:

Delete 3S QUALIFIER and change 3R QUALIFIER as follows:

3R QUALIFIER BREAKPOINT 3 is used for troubleshooting. It is located on the A14 Qualifier assembly. When it is enabled, it allows the DR result to be displayed. This display is prior to the AUTO manual routine so the display result will not be formatted.

STATE 540

This state enables the DR contents to be read to the front panel display. The DPLK counter provides display clock and the DISP CLK EN signal enables the A1 and A2 display assembly. The DR contents are sent to the A1 and A2 assembly via the A13 bi-directional bus so the P1 is inhibited from sending any data with P1 XMT BUS

line.

STATE 541

This state resets the DRC and DPLK counters. This must be done in case the display state at 541 was activated by BREAKPOINT 3.

CHANGE 38 (1624A)

This change backdates the manual to cover instruments with CHANNEL A and CHANNEL B ATTEN controls with attenuations of X20 instead of X10.

Page 1-3, Table 1-3. Specifications:

Change first footnote to read "*Trigger error for sine waves is <[±0.3% of one period +number of periods average] for signals with 40 dB or better signal-to-noise ratio."

Under INPUT CHANNELS A AND B SEPARATE INPUTS change as follows:

X1 (Same)

X20 400mV rms sine wave 1.2V p-p pulse

Dynamic Range (preset)

50Ω 20 mV to 400 mV rms sine wave

 $1 M\Omega X1$ 20 mV to 400 mV rms sine wave

X1

X20 400 mV to 1.2V p-p pulse 1.2V to 7V rms sine wave X20 400 mV to 1.2V p-p pulse X20 400 mV to 8V rms sine wave 1.2V to 24V p-p pulse

Page 1-4, Table 1-3. Specifications:

Change as follows:

Under Maximum Input, change X10 to X20.

Change last spec in Maximum Input to 70V rms above 5 MHz.

Under COMMON INPUTS, change Sensitivity (preset) as follows:

Sensitivity: (preset)

 $50\Omega X1 (same)$

 50Ω X20 800 mV rms sine wave, 2.4V p-p pulse.

Dynamic Range (preset)

50Ω 40mV to 800 mV rms sine wave

X1

120 mV to 2.4V p-p pulse

X20 .8 to 5V rms sine wave 2.4 to 5V p-p pulse

Page 5-1, Table 5-1. A3 Assembly:

Change A3 part number from 05345-60038 to 05345-60003.

CHANGE 38 (1624A) (Continued)

Page 6-6, Table 6-2. Replaceable Parts for Standard Instruments:

Change A3 part number from 05345-60038 to 05345-60003 SERIES 1520.

Change A3C4 and A3C7 from 0160-4531 to 0160-0550, Capacitor-Fxd 10 pF ±5% 50WVDC CER, 28480, 0160-0550.

Change A3R4 and A3R7 from 0698-8881 to 0698-8383, Resistor 950K 5% .25W C TC=0 \pm 150, 28480, 0698-8383.

Change A3R5 and A3R8 from 0698-8880 to 0698-8384, Resistor 50K 5%.15W C TC--0±150,28480,0698-8384. Page 6-31, Table 6-3. Mechanical Parts:

Change HP and Mfr Part Number for Front Panel MP20 from 05345-00032 to 05345-00025.

Page 8-31, Figure 8-8. A3 Input Attenuator Schematic Diagram:

Change A3 Part Number and Series Number at top of Diagram from 05345-60038 SERIES 1644 to 05345-60003 SERIES 1520A.

Change A3C4 and A3C7 from 2.2 pF to 10 pF.

Change A3R4 and A3R7 from 900K to 950K.

Change A3R5 and A3R8 from 100K to 50K.

Change "X10" markings for A3S5 and A3S7 attenuators to "X20".

CHANGE 39 (1612A)

Pages 5-28 and 5-29, Table 5-4. Command Source Listing:

Replace Table 5-4 with Tables 7-13 and 7-14.

Page 5-31, Figure 5-9. Simplified Flowchart:

Change qualifier ID from "COMPUTER OR PLUG-IN DUMP" to "COMPUTER DUMP."

Page 5-32, Flowchart States:

Change START 001 as follows:

RESET:

This state sets up the conditions prior to lamp test and display of zeros. Lamp test is

accomplished by the RESET and the DISP CLK EN signals. The DPLK- \rightarrow DPLK-1

STATE 001

command clock the DPLK counter. The DPLK output is then used as the display clock for the LED display. The RESET FRONT END command resets the scalers to zero. This is in preparation for loading zero data into the DR by commands DR←EC and DRC←DRC+16. The decimal point is also positioned out of the visual range of the display by DPLR← -l. PI XMT BUS inhibits plug-in data. FLAG←H and DC←0 are qualifiers which are used later. PROC BUSY is inhibited until the end of the measurement phase.

Page 5-32, Flowchart States:

Change STATE 571 as follows:

STATE 571

This state reads the DR contents to the display with commands DR←DR, DRC←DRC+L I and DISP CLK EN. The display clock is generated by command DPLK←DPLK-1. PI XMT BUS inhibits any PI DATA while the DR-data is read to the display. PROC BUSY is also inhibited until completion of the measurement phase.

Change STATE 570 under IC QUALIFIER as follows:

STATE 570

This state signifies the beginning of the process cycle. Blanks are loaded into the QR by command QR←♭ and QRC←QRC+16. This is done to blank the display when COMPUTER DUMP is requested. The DRC, DC, and DPLK counters are reset at this state.

CHANGE 39 (1612A) (Continued)

Change ID QUALIFIER AND STATES 210 and 211 to the following:

ID QUALIFIER The COMPUTER DUMP qualifier remains false unless the remote programming unit

requests that computer dump be outputted.

STATE 210 This state loads the TIME and EVENT counts into the NR and DR, respectively. The

flag is set low, alerting the programming output option that the first digit is ready to output. The PI XMT BUS is inactive to ensure that no PI DATA can get onto the bus.

The asterisk is also turned off during the blanked display.

STATE 211 This command state enables the DR contents to be read to the plug-in when

requested and also loads the time count from the A11 time scaler into the NR. The

asterisk is also turned off. The following commands provide these operations.

DR←DR Rotate the contents of the DR onto the bus.

DRC←DRC+16

PI CLK EN Enables 16 register clock pulses to the PI for data loading.

NR←TC

Control the writing of the time count into the NR.

NRC←NRC+16

PI XMT BUS Inhibits plug-in data from being placed on the bus.

FLAG-l This is a qualifier director used for the plug-in data

routine.

*←OFF Turns off the asterisk in the display block.

Page 5-33, Flowchart States:

Delete QUALIFIER 1D₁, STATES 300 and 301, QUALIFIER 1D₂ and STATES 310 and 321.

Page 5-33, Figure 5-10. Processor Flowchart, Sheet 1:

Replace flowchart with Figure 7-15.

Page 5-39, Figure 5-11. Processor Flowchart, Sheet 2:

In STATE 340, change the second line to "DRC←DCR+11."

Page 5-40, Flowchart States:

In STATE 540 change second line to DRC-DRC+ll.

Page 6-26, Table 6-2. A14 Replaceable Parts:

Change A14 from 05345-60034 to 05345-60014 in HP Part Number and Mfr Part Number columns.

Change A14 from SERIES 1624 to SERIES 1612.

Page 6-27, Table 6-2. A15 Replaceable Parts:

Change A15 from 05345-60035 to 05345-60015 in HP Part Number and Mfr Part Number columns.

Change A15 from SERIES 1624 to SERIES 1612.

Change A15U8 from 1816-0824 to 1816-0344, IC Digital, Memory, 50364, H620IN-5835.

Change A15U16 from 1816-0825 to 1816-0345, IC Digital, Memory, 050364, H620IN-5836.

Change A15U24 from 1816-0826 to 1816-0346, IC Digital, Memory, 50364, H620IN-5837.

Change A15U32 from 1816-0827 to 1816-0347, IC Digital, Memory, 28480, 1816-0347.

Page 8-53, Figure 8-18. A14 Schematic Diagram:

Change the schematic diagram as shown in the partial diagram in Figure 7-11. The 05345-60034 and 05345-60014 circuit boards are -not directly interchangeable.

Options and Manual Changes

CHANGE 40 (1604A)

Page 6-9, Table 6-2. A4 (05345-60004) Replaceable Parts:

Change SERIES 1612 to 1512.

Delete A4CR3 and A4CR4.

Page 6-26, Table 6-2. A14 (05345-60014) Replaceable Parts:

Change SERIES 1612 to 1340.

Delete A14R3.

Page 6-27, Table 6-2. A15 (05345-60015) Replaceable Parts:

Change SERIES 1612 to 1352.

Change A15U6 from 1820-1199 to 1820-0586, IC DM74L04N, 27014, DM74L04N.

Delete A15R7.

Page 6-30, Table 6-3. Replaceable Parts:

Change W5 Part Number from 05345-60093 to 05345-60092 in HP and Mfr Part Number columns. Page 6-36, Table 6-4. A12 Option 011 Replaceable Parts:

Change A12 circuit board 05345-60018 from SERIES 1604 to 1340.

Change A12Q1 from 1854-0574 to 1854-0246.

Change A12R12 from 0683-3035 to 0683-8225 Resistor 8.2K, 5%,.25W, FCTC=400/+700,01121, CB8225.

Page 8-31, Figure 8-8. A4 (05345-60004) Schematic Diagram:

Change series number at the top of A4 schematic from SERIES 1612 to 1512.

Delete diodes A4CR4 and A4CR3. Replace with straight through connections. Also delete A4CR3 and A4CR4 from REFERENCE DESIGNATIONS.

Page 8-49, Figure 8-16. A12 Option 011 Schematic:

Change SERIES 1604 to 1340.

Change diagram for A12Q1 to an NPN transistor.

Change A12R12 from 30K to 8200 ohms.

Page 8-51, Figure 8-17. A13 (05345-60013) Schematic Diagram:

Change signal input to $\overline{B13}$ (left side of diagram) from $\overline{NRC} \leftarrow 0$ to \overline{INIT} AUTEST.

Page 8-53, Figure 8-18. A14 (05345-60014) Schematic Diagram:

Change series number at top of schematic from 1612 to 1340.

Change schematic diagram as shown in Figures 7-16 and 7-17.

Page 8-55, Figure 8-19, A15 (05345-60015) Schematic Diagram:

Change SERIES number on top of schematic from 1612 to 1532.

Change A15 schematic as shown in Figure 7-18.

Page 8-65, Figure 8-24. W5J1 Wiring Diagram:

Delete brown wire connection to pin 1 of W4J1.

Delete red wire connection to pin 2 of W4J1.

CHANGE 41 (1528A)

Make note that a rack mount kit HP Part Number 5060-8740 was supplied with instruments serial prefixed 1528A and below.

Page 6-13, Table 6-2. A8 Replaceable Parts:

Change A8 circuit board from SERIES 1604 to 1424.

Page 6-41, Table 6-3. A19 for Options 010, 011, and 012:

Change HP and Mfr Part Number for M/FEM HEX STANDOFF from 0380-0643 to 0380-1036.

Page 8-5, Figure 8-24. Power Wiring Diagram:

Change POWER MODULE from part number 0960-0444 to 5060-9422.

Page 8-63, Figure 8-23. A19 for Option 010, 011, and 012:

Change SERIES number from 1604 to 1340.

NOTE

Heat sink 1205-0011 from A8U7 was not supplied for instruments prefixed 1528 and below, but is recommended for all instruments.

CHANGE 42 (1520A)

Page 6-30, Table 6-2. Replaceable Parts for Standard Instruments without Options:

Change W5 part number from 05345-60092 to 05345-60075 in HP and Mfr Part Number columns.

Page 6-31, Table 6-3. Mechanical Parts:

Delete MP47*, this was not supplied for instruments prefixed 1520 and below.

Page 8-65, Figure 8-24. W5J1 Wiring Diagram:

On W5J1, delete yellow wire from pin 4.

On W5J1, delete blue wire from pin 6.

CHANGE 43 (1516A)

Page 6-17, Table 6-2. A9 Parts List:

Change series number of A9 to 1516A.

Page 6-20, Table 6-2. A9 Parts List:

Delete A9R114, A9R115, and A9R116.

Page 8-12, A9 Schematic Diagram:

Change series number at top of schematic to 1516A.

On component locator, delete A9R114, A9R115, and A9R116.

On schematic, replace A9R114, A9R115, and A9R116 with straight-through connections.

CHANGE 44 (1512A)

Page 6-7, Table 6-2. A3 Parts List:

Change A3C9 and A3C11 to 0160-4058, Capacitor-Fxd 39 pF ±5% 400WVDC CER, 28480, 0160-4058.

Add A3C27 to 0160-3879, Capacitor-Fxd 0.01 MF ±20% 100WVDC CER; 28480, 0160-3879.

Change A3Q1 and A3Q2 to 1855-0050 in HP and Mfr Part Number columns.

Change A3R38 and A3R40 from 0683-1635 (16 K Ω) to 0683-1025, Resistor-Fxd 100 ohm, 5% .25W FCTC=-400/+600, 01121, CB1025.

Change board series number to 1512A.

CHANGE 45 (1440A)

If the serial number of your instrument is between 1428A00451 and 1440A00950 and is not equipped with Option 001 make the changes in Table 7-15.

If your instrument is equipped with Option 001 and has a serial number between 1428A00451 and 1428A00950, make the changes given in Table 7-16.

Page 6-7, Table 6-2. A3 Parts List:

Change A3R14 and A3R16 to 0698-5174, Resistor 200 OHM 5% 1/8W CC Tubular, 01121, BB2015. Change A3R19, A3R20, A3R28, and A3R29 to 0698-7064, Resistor 100K 5% 1/8W CC Tubular, 01121, BB1045.

Change A3R38 and A3R40 to 0757-0911, Resistor 300 OHM 2%1/8W Tubular, 24546, C4-1/8-TO-301-G. Change A3R43, A3R46, and A3R48 to 0675-1021, Resistor 1K 10% 1/8W CC Tubular, 01121, BB1021. Change A4R45 to 0683-1025, Resistor 1K 5% 1/4W CC Tubular, 01121 CB1025.

Page 8-31, Figure 8-8. A3 Schematic Diagram:

Change the following resistor values:

A3R14, R16 to 200 ohms.

A3R19, R20, R28, R29 to 100K.

A3R33, R40 to 300 ohms.

A3R43, R45, R46, R48 to 1000 ohms.

Change A3 series number at top of schematic to 1428A.

Page 6-9, Table 6-2. A4 Parts List:

Change A4R12, R14 to 0698-7178, Resistor-Fxd 2M ohm 5% 1/8W CC Tubular, 01121, BB2055.

Change A4R11, R13 to 2100-1738, Resistor-Var Trimmer 10K ohm 10% C, 19701, ET50Wl03.

Change A4R2, R5 to 2100-2061, Resistor-Var 200 ohm 10% C, 30983, ET50W201.

Page 8-31, Figure 8-8. A4 Schematic Diagram:

Change A4R2, R5 to 200 ohms.

Change A4R12, R14 to 2M ohms.

Change Series Number at top of Schematic to 1440A.

CHANGE 46 (1438A)

Page 2-1:

Delete illustration for pc board selector. Instruments with Series Prefix 1438A and below have a screwdriver-operated line voltage selector. Fuses are 2.5A for 115V operation or 1.25A for 230V operation. Page 6-9, Table 6-2. A4 Parts List:

Change A4U1, U2 to 1826-0151.

Change Series number of board to 1340A.

Page 6-11, Table 6-2. A7 Parts List:

Change A7C5 to 0160-0161, C:Fxd 0.01A ±10% 20WVDC Polyester, 56289, 292P10392.

Change series number of board to 1436A.

Page 6-29, Table 6-3. Miscellaneous Chassis Parts:

Change FL1 to 5060-1189.

Change T1 to 9100-3037.

Change C3 to 0160-3043, Dual 5000 pF $\pm 20\%$, 28480, 0160-3043.

Delete C4.

Change W4 to 05345-60074.

Change W14 to 05345-60084.

Page 8-65, Figure 8-24. Wiring Power Transformer:

Replace Power Wiring with Figure 7-22.

CHANGE 47 (1436A)

Page 6-20, Table 6-2. A9 Parts List:

Delete A9R112 and A9R113.

Change board series number to 1428A.

Page 8-41, Figure 8-12. A9 Schematic Diagram:

Delete A9R112 and A9R113.

CHANGE 48 (1428A)

Page 6-11, Table 6-2. A7 Parts List:

Replace A7 parts list with Table 7-17.

Page 6-22, Table 6-2. A10 Parts List:

Change A10R45 and A10R46 to 0757-0440, Resistor 7.5K 1% 1/8W F T, 24546, C4-1/8-TO-7501-F.

Page 8-35, Figure 8-10. A7 Schematic Diagram:

Replace A7 Schematic Diagram with Figure 7-22.

Replace A7 Component Locator with Figure 7-24.

Page 8-43, Figure 8-13. A10 Schematic Diagram:

Change A10R45 to 7500 ohms.

Change A10R46 to 2610 ohms.

CHANGE 49 (1424A)

Page 1-4, Table 1-3. Specifications:

Change specifications under INPUT CHANNELS A AND B

Sensitivity: X1, 10 mV rms sine wave and 30 mV peak-to-peak pulse. X20, 200 mV rms and 600 mV peak-to-peak pulse.

Dynamic Range: 30 dB

50Ω: X1, 10 mV to 350 mV rms sine wave and 30 mV to 1.0V peak-to-peak pulse.

X20, 0.2 to 7.0V rms sine wave and 0.6V to 14V peak-to-peak pulse.

1 MΩ: X1, 10 mV to 350 mV rms sine wave and 30 mV to 1.0V peak-to-peak pulse.

X20, 0.2 to 7.0V rms sine wave and 0.6V to 20V peak-to-peak pulse.

Delete linear operating range specification.

Trigger Level: Continuously adjustable to more than cover the DYNAMIC RANGE (±0.5Vdc times the attenuator setting). Adjustment is nonlinear with more settability in the more sensitive region.

CHANGE 49 (1424A) (Continued)

Page 1-5, Table 1-3. Specifications:

Change specifications under INPUT CHANNELS A AND B.

Output: CHAN A and B trigger voltage (X ATTEN) is accurate to within ±15 mV (X ATTEN) of actual trigger point. Rear panel BNC connectors.

Under COMMON INPUT

Change to Sensitivity: (Preset) 50Ω: X1, 20 mV rms sine wave and 60 mV peak-to-peak pulse, X20, 400 mV rms sine wave and 1. 2V peak-to-peak pulse.

Trigger Level: Continuously adjustable over the range of $\pm l$ Vdc in 50Ω and 1 M Ω multiplied by the attenuator setting.

Page 3-1, Paragraph 3-8:

In first sentence, "change minimum level of 20 mV rms" to 10 mV rms sine wave.

Page 3-4, Paragraph 3-35:

In first sentence, change triggering range to -0.5V to +0.5V.

Page 3-13, Item 8:

Change level range in X1 setting to ± 0.5 V.

Change level range in X20 setting to ±10V Page 3-14, Item 3 and Item 4:

Change level control output to ± 0.5 V.

Page 4-12, paragraph 4-87:

In sixth sentence (6th line) change to read "accepts to dc level $(\pm 0.5 \text{V})$ "

Page 5-44, Step 1, Specifications:

Change sensitivity to 10 mV rms.

Page 5-44, Step lb:

Change to read, "Adjust signal generator from 20 Hz to 500 MHz", maintaining 10 mV rms input amplitude. Page 5-45, Step 2, Specifications:

Change Level Range to ±0.5V.

Change ATTEN (Sensitivity): to 200 mV rms in X20.

Page 5-45, Step 2b:

Change to read "set signal generator to 10 kHz at 1V rms."

Page 5-45, Step 2c:

Change 2nd sentence to read "OUTPUT level meter should read 200 mV or less".

Page 5-45, Step 3, Specifications:

Change sensitivity spec to 60 mV p-p.

Page 5-45, Step 3c:

Change pulse generator output to "10 ns pulses at 60 mV p-p"

Page 5-46, Step 4, Specifications:

Change sensitivity spec to 10 mV rms.

Page 5-46, Step 4b:

Change to read "set signal generator to 20 Hz at 20 mV"

Page 5-46, Step 4c:

In first sentence, change 40 mV to 20 mV.

Page 5-47, Step 5, Specifications:

Change Level Range to ± 0.5 V.

Change ATTEN (sensitivity) to 200 mV rms in X20.

Page 5-47, Step 5b:

Change 1V rms to 1.5V rms.

Page 5-47, Step 5d:

Change -1.3 to +1.3V to -.5V to +.5V.

Page 5-47, Step 5g:

Change second sentence to read "output level meter should read 200 mV or less". Page 5-50a. Performance Test Card:

Change Channel A and Channel B level spec to ±0.5V.

Change Channel A and Channel B Atten Sensitivity spec to 200 mV.

Change time interval single shot time interval spec to 10 ns at 60 mV p-p.

Page 6-7, Table 6-2. A3 Parts List:

Change A3R10 and A3R12 to 0683-5625, Resistor-Fxd 5.6K 5% 1/4W CC Tubular, 01121, CB2025. Change A3 series number to 1340A.

Page 6-20, Table 6-2. A9 Parts List:

Delete A9R111.

CHANGE 49 (1424A) (Continued)

Page 8-31, Figure 8-8. A3 Schematic Diagram:

Change A3R10 and A3R12 to 5600 ohms.

Change A3 series number to 1340A.

Page 8-41, Figure 8-12. A9 Schematic Diagram:

Delete A9R111.

Change A9 series number to 1412A.

CHANGE 50 (1412A

Page 6-9, Table 6-2. A6 Parts List:

Change A6CR19 to 1902-3036.

Change series number to 1412A.

Page 8-33, Figure 8-9. A6 Schematic Diagram:

Change A6CR19 to 3.16V.

CHANGE 51 (1352A)

Page 6-5, Table 6-2. A1 Parts List:

Change A1DS1-12 to 1990-0452.

Change board series number to 1352A.

Page 6-10, Table 6-2. A6 Parts List:

Change A6R4 to 0683-2035, Resistor-Fxd 20K 5% 1/4W CC Tubular, 01121, CB2035.

Page 6-20, Table 6-2. A9 Parts List:

Delete A9R110.

Change A9R106 through A9R109 to 0698-3378, Resistor-Fxd 50 ohms 5% 1/4W, 01121, BB5105.

Change board series to 1352A.

Page 6-22, Table 6-2. A10 Parts List:

Change A10R51 to 0683-4715, Resistor-Fxd 470 ohm 5% 1/4W CC Tubular, 01121, CB4715.

Change board series to 1340A.

Page 6-29, Table 6-3. Miscellaneous Chassis Parts:

Delete R2 12K resistor.

Page 8-33, Figure 8-9. A6 Schematic Diagram:

Change A6R4 to 20K ohms.

Change board series to 1352A.

Page 8-27, Figure 8-6. Chassis Parts:

Delete R2.

Page 8-35, Figure 8-10. A7 Schematic Diagram:

Delete top lead connection of A7R16 and connect it to junction of A7L1 and A7C9.

Change board series to 1340A.

Page 8-41, Figure 8-12. A9 Schematic Diagram:

Delete A9R110.

Change A9R106 through R109 to 51 ohms.

Change board series to 1352A.

Replace component locator with Figure 7-25.

Page 8-43, Figure 8-13. A10 Schematic Diagram:

Change A10R51 to 470 ohms.

Change board series number to 1340A.

CHANGE 52 (1340A)

Page 6-5, Table 6-2. A1 Parts List:

Change A1R3 to 0683-1515, Resistor-Fxd 150 ohm 5% 1/4W CC Tubular, 01121, CB1515.

Change board series number to 1340A.

Page 6-5, Table 6-2 and Figure 8-7.A2 Parts List and Schematic Diagram:

Change part number of A2 to 05345-60002, Series 1340A.

Page 6-10, Table 6-2, A6 Parts List:

Change A6Q2 to 1853-0326.

Change A2 series number to 1340A.

Page 6-20, Table 6-2 and Page 8-41, Figure 8-12. A9 Parts Lists and Schematic Diagram:

Delete A9R106 through A9R109.

Change A9 series number to 1340A.

CHANGE 52 (1340A) (Continued)

Page 6-23. Table 6-2 and Page 8-45, Figure 8-14. All Parts List and Schematic Diagram:

Delete A11Q9, Q10, R26, R27.

On schematic, indicate a direct connection from U17 pin 6 to U16 pin 14. Also indicate a direct connection from U18 pin 6 to U19 pin 4.

Change A11 board series number to 1340A.

Page 8-27, Table 6-2 and Page 8-55, Figure 8-19 A15 Parts List and Schematic Diagram:

Add A15R7,0683-1325,1300 ohm 5% 1/4W CC Tubular, 01121, CB1325.

On schematic, indicate resistor R7 in place of jumper A.

Change A2 Assembly number to 1340A.

Page 8-29, Table 6-3 and Page 8-27, Figure 8-6. Miscellaneous Chassis Parts and Front Panel Switch Wiring:

Delete C4, insulator 0340-0797 and screw 9570-0130.

Page 8-29, Figure 8-7. A1 Schematic Diagram:

Change A1R3 to 150 ohms and board series number to 1340A.

Table 7-2. A14 Qualifier Theory of Operation

4-219. A14 Qualifier

4-220. The A14 board selects the proper qualifier for each process cycle. It also stores the two most significant digits of the next ROM address code. Located on this board is the DPLR counter and DPLK counter. A comparison circuit is used to position the decimal point under certain conditions.

4-221. QUALIFIER CIRCUITS. Of all the returning qualifiers that are available for selection, only one is chosen and sent to A15. The selected qualifier is the output of U1 (far right of schematic) and is sent to A15 as SV7(T). This is the LSD in the octal code for the next ROM address. An example is helpful in understanding the principle of selecting the various ROM addresses. (A summary is included at the end of this description.)

4-222. Next State Address Storage. Assume the ROMs on A15 have just been addressed to location 211 (see Processor Flow Charts, Section V). The ROMs output a new set of commands. Part of these commands are used to generate the next ROM address; these are the six SV(T+1) lines (see smaller cutout in schematic). Shortly after this code appears on the input lines of U23, the code states are clocked into storage by WORD DBL CLK. In this example, the stored code is 15X, with X being the code's LSD and unknown at this time. Later, X will be replaced by the returning qualifier state (1 or 0).

4-223. Qualifier Selection. As the counter performs the operations asked for by the ROM commands, qualifiers are sent to A14, giving information on the result of these operations. However, at this ROM state, the counter is interested in only two qualifiers: PI Data and BKPT 6. These qualifiers are selected for examination, using the code stored in U23. The Q1, Q2, and Q3 outputs of U23 comprise the MSD of the stored next-state ROM address (001 is the 1 of 15X). These 3 lines are decoded in U24 to pull the "1" output Low (pin 12). This allows U16C and U17F to enable qualifier switch U8. The next most significant digit is on the Q4, Q5, and Q6 outputs of U23. This coded digit is 5 (101 is the 5 of 15X). These lines connect to the select lines (S1, S2, S4) of each qualifier switch; however, these lines affect only the enabled switch, U8. This code selects input I5. Tracing the source of input I5 reveals that this input connects to the PI DATA line and the S1-6 switch (BKPT-6): the two qualifiers shown in the flow chart. The qualifier state is inverted on the Z output and again in U1. It is then applied to the D input of U32A. When the next ROM cycle begins, ROM CLK clocks the qualifier to the Q output as SV7(T). The other SV(T) states are also clocked out of U31 with ROM CLK. If there is not plug-in data and break point 6 is not selected, the qualifier is "1" and the next ROM address is 151. If one of these qualifiers is true, the next ROM address is 150. The result of the qualifier, then, determines the direction of program flow, as shown in the flow charts.

4-224. Summary. The two most significant octal digits of the next ROM address are clocked into storage (U23) with WORD DBL CLK. U24 decodes the MSD to enable a qualifier switch. The enabled qualifier switch shares the same number as the value of the MSD in SV(T+1). The second most significant digit stored in U23 selects an input of the enabled qualifier switch. The switch passes the qualifier on that input to the inverted output, through U1, and onto U32A. The next ROM CLK pulse clocks U31 and U32A and places the address code onto the ROM's address lines. The input to the qualifier switch may be the result of combinational logic for several qualifiers.

Table 7-2. A14 Qualifier Theory of Operation (Continued)

4-225. DPLR CIRCUIT. The abbreviation DPLR stands for "decimal point locator for the result." The circuit is a 6-bit counter comprised of up/down counter U29 and flip-flops U38A and U38B. The direction of counting is determined by the commands listed in the flow chart. Before counting begins, the circuits are always reset by the DPLR—-1 command. This line resets U38A and B and loads a code of 15 into U29 (D inputs held High). The DPLR code is sent out of A14 via U20A, B, C, and D and U30A and B when the PI XMT line is High. When the PI XMT line is Low, the DP lines are high impedance to allow a plug-in to load decimal point data into DPLK.

4-226. Count Up Mode. In a "count up" operation, the flow chart command is DPLR — DPLR+1. The purpose is to shift the decimal point one place to the left. The command places DPLR UP to a Low and pulses the DPLR CLK line Low. If the output code of U29 is 15 (as it is initially), a pulse is always produced at RIP CLK that will toggle flip-flop U38A through inverter U37B. The actual clocking occurs on the rising edge of RIP CLK when the code changes from 15 to 0. Flip-flop U38B will toggle at this same time only if U38A(13) is High (as it is initially), since this causes U37C(10) to be High.

4-227. Count Down Mode. In a "count down" operation, the flow chart command is DPLR—DPLR -1. The purpose is to shift the decimal point one place to the right. The command places DPLR UP to a High state and pulses the DPLR CLK line Low. This causes U29 to decrement its count by one. If the output code of U29 is zero, a pulse is always produced at RIP CLK that will toggle flip-flop U38A through inverter U37B. The actual clocking occurs on the rising edge of RIP CLK when the code changes from 0 to 15. Flip-flop U38B will toggle at this same time only if U38A(13) is Low, since this causes U37C(10) to be High.

4-228. Relating DPLR Code to D.P. Position. Each code of the DPLR relates to a specific placement of the decimal point in the display. Figure 4-25 shows the decimal point in the display and outside of the display. The ranges outside the display are possibly used during computation. Generally, the positive range codes are used in giga-unit arithmetic and negative range in nanounit arithmetic. To determine the negative code, take the 2's complement of the positive code. For example, a code of -1 appears as follows:

DPLR: - +1 code: Take complement: add one:	0	0 1	0 1	0 1	B 0 1	A 1 0	= -1 code
add one: (2's complement)	1	1	1	1	1	1	= -1 code




Figure 4-25. Relation of D.P. Codes to Display Position

Table 7-2. A14 Qualifier Theory of Operation (Continued)

4-229. DPLK CIRCUIT. The abbreviation DPLK stands for "decimal point locator for K". The K refers to K data from the plug-in. The counter is used in several operations. Briefly, it is used in computer dump to determine when all characters in the DR and NR have been strobed out; it recognizes when all 16 characters in NR have been examined for purposes of determining resolution; it stores the decimal point code for K data; it is used in the serial out routine to determine when all 16 characters have been examined; and, in general, it is the source of qualifier signals.

4-230. Resetting and Counting. The DPLK counter is always reset prior to use. Reset occurs when the $\overline{DPLK-1}$ line goes Low. This clears the 4-bit counter U13 via U5D and resets flip-flops U14A and U14B. This results in High output levels from U12B and D, U5B and C, and the \overline{Q} outputs of U14A and B. These points are considered the output lines of the DPLK counter.

4-231. Even though U13 is connected for a count-up mode, using the inverters on the output lines and the \overline{Q} outputs of U14A and B constitutes a count-down mode by forming the complement of the code. The reset code is equivalent to the first count-down from zero; therefore, all High output levels constitute a count of -1

$$\left(\begin{array}{cccccc} -/+ & E & D & C & B & A \\ 1 & 1 & 1 & 1 & 1 & 1 \end{array}\right)$$

Future count downs are accomplished with the DPLK CLK line. Each clock pulse decrements the counter by one count; for example, the next clock pulse sets the counter to -2

$$\left(\begin{array}{ccccc} -/+ & E & D & C & B & C \\ 1 & 1 & 1 & 1 & 1 & 0 \end{array}\right)$$

4-232. Loading Plug-In Decimal Point Data. When using K data from the plug-in, the DPLK-DPLK PI command line goes Low to enter the decimal point code into DPLK storage. The LOAD input of U13 goes Low and allows the DP C, D, E, and F code to be entered into U13 storage. Entering the DP A and DP B states into U14A and B requires a different approach. Prior to loading from the plug-in, a DPLK-I command is generated. The Q outputs of U14A and B, therefore, are initially High. If DP A is Low, U21D, U21F, and U22D will cause U14A to set with the DPLK-DPLK PI pulse. If DP B is low, U21B, U21F, and U22C will cause U14B to set with the DPLK-DPLK PI pulse. If neither of these conditions exists, the flip-flop will remain reset.

4-233. Generating Display Clock. The DISP CLK line is used to strobe the display at a much slower rate than REG CLK can normally provide. The DISP CLK line is a result of dividing the DLPK CLK signal by 64. This line continuously pulses Low during display. On the 32nd Low-to-High transition of DPLK CLK, the QD output of U13 goes High and on the 64th pulse it goes Low. The High-to-Low transition causes a new digit to be addressed and strobed and generates a blanking pulse for the display.

4-234. COMPARATOR DESCRIPTION. The comparator circuit compares the 6-bit DPLR code to one of four possible data sources. Selection of a data source is shown on the A14 schematic (table in large cutout). The result of comparison is a DPLR= qualifier or a DPLR> qualifier.

4-235. Switches U27 and U35 select the appropriate data code (ABCD) for comparison to the DPLR code. When a comparison is made to the DPLK code, two additional lines are compared. These are -/+ (from U12B) and E (from U12D). For any comparison other than DPLK, the FLAG=H line is High, forcing the outupts of U12B and U12D Low. The remaining 4 bits are provided by the display position A, B, C, D code.

4-236. Equality Comparison. When comparing DPLR to DPLK, the five code lines (A,B,C,D,E) are compared in U28, yielding a High output from A=B when the codes are same. The sign (-/+) bits are compared in exclusive OR gate U37A, which yields a Low with equality. U37D inverts the sign comparison; therefore, when the A through E codes are equal, U30D output drives the DPLR= qualifier Low.

4-237. Magnitude Comparison. Switch U36B, C, and D determines whether DPLR is greater than the data being compared. The switch is controlled by U37A and inverter U37D. If the sign bits are *not* equal, U36B, C, and D passes the sign of the DPLR (from U38 pin 8). If the sign is positive (Low), then


Table 7-2. A14 Qualifier Theory of Operation (Continued)

DPLR is greater, since the other sign had to be negative. This sets the DPLR > qualifier High through U36D. Conversely, a negative (High) sign set U36(6) Low, indicating that DPLR is smaller. When the Signs are equal, the U36B, C, D switch is capable of passing the A<B output of U28. If A<B is Low, the DPLR code is greater than the comparator's code and the output of U36D is High.

4-238. Example of Comparison: When the counter is operating out of the AUTO mode, the decimal point position on the display is fixed and the measured number is positioned around it. The DISPLAY POSITION switch controls the decimal point placement from the front panel. The placement can also be controlled remotely or from the plug-in. Since the code that positions the decimal point is derived from the DPLR, the DPLR must be made to agree with the display position code.

4-239. The states of RMT and PIDISP POS/GT SEL lines determine which display position code is used (from panel, remote, or plug-in). The FLAG=H line is High when comparing for display position. Gates U22B, U6D, and U6C control the selection of input lines for U27 and U35. The selected outputs are sent to the B inputs of U28 where they are compared to the DPLR code on the A inputs.

4-240. If the DPLR code equals the display position code, the \overline{DPLR} = qualifier will be Low. In this case, the measurement data is properly aligned around the selected decimal point position and no further action is required. When the two codes do not equal, the state of the DPLR> determines whether DPLR should be incremented or decremented, i.e., should the displayed digits be shifted to the left or to the right. This process ends when \overline{DPLR} = becomes active.



28

HP 5345A Manual Changes

Table 7-5. Table of Specifications

FREQUENCY/FREQUENCY AVERAGE PERIOD/PERIOD AVERAGE MEASUREMENTS

Both frequency and period are measured by measuring the total elapsed time T, for an integral number of cycles, N, of the input waveform. Computation, involving the quantities of N and T, provides direct readout of either frequency or period.

Range: $50 \mu Hz$ to 500 MHz; 2 nsec to 20,000 seconds

Measurement Time: Consists of GATE TIME plus the time required to reach the next STOP trigger level. When in MIN the GATE TIME is less than 50 nanoseconds. When in a decade step, the counter will reset if a stop trigger level is not reached within approximately 3.4 times the GATE TIME setting. Decade GATE TIME ranges from 100 nsec to 1000 sec.

When using EXT GATE the measurement time consists of the GATE TIME divided by the duty cycle of the EXT GATE signal plus the time required to reach the next STOP trigger level after the end of the last EXT GATE pulse.

Accuracy: Resolution is nine digits per second of measurement time. With DISPLAY POSITION switch in AUTO the least significant digit error is ±1 count if the most significant digit is 1 through 4, and ±2 counts if the most significant digit is 5 through 9. Accuracy is ± least significant digit (LSD) counts ± time base accuracy ± trigger error.*

TIME INTERVAL/TIME INTERVAL AVERAGE

Range: 10 nsec to 20,000 sec

Minimum Time Between Trigger Points: 10 nsec

Trigger Pulse Width: 1 nsec minimum width input at minimum voltage input.

Accuracy:

Time Interval: ± trigger error** ± 2 ns ± time base accuracy

Time Interval Averaging:

± trigger error** ± 2 nsec ± .7 nsec ± time base accuracy
√intervals averaged

Not affected by harmonics of clock frequency.

Resolution:

Time Interval: 2 nsec Time Interval Average:

 $\frac{2 \text{ nsec}}{\sqrt{\text{intervals averaged}}} \pm 2 \text{ picoseconds}$

Measurement Time: For single time interval measurements the GATE TIME switch should be in MIN. Measurement time will be the displayed time interval.

When a decade GATE TIME is selected, the counter will be in the TIME INTERVAL AVERAGE mode. The GATE TIME selected should be greater than the displayed time interval. The measurement time is now the GATE TIME divided by the duty cycle of the time interval waveform plus the time required to reach the next trigger stop level after the total GATE TIME has been accumulated.

 $\pm \frac{0.0025}{\text{signal slope in V/}\mu\text{s}} \mu\text{s} \text{ (with 40 dB S/N) or}$

 $\pm \frac{2 \text{ x peak noise voltage}}{\text{signal slope in V/}\mu\text{s}} \mu\text{s}$

RATIO B/A

Range: Both channels accept dc to 500 MHz

Accuracy: ± LSD ± trigger error* (applies only to channel A).

LSD is as described under FREQUENCY ACCURACY.

Measurement Time: Measurement time is equal to the GATE TIME selected times 500 MHz/frequency of Channel B input.

START/STOP

Range: Both inputs may have repetition rates from dc to 500 MHz.

Modes: A, A+B, and A-B is determined by a rear panel switch.

Resolution: Not affected by GATE TIME setting. Resolution is one count up to eleven digits.

Accuracy: Coincident pulses may be applied to both inputs. One count is required to initiate each input, i.e., in Mode A add one count to display, in Mode A+B add two counts to display, in Mode A-B add no counts to display.

SCALING

Range: dc to 500 MHz

Scaling Factor: Selectable by GATE TIME setting. As GATE TIME is varied from the 100 ns position to the 1000 s position, scaling factor increases from 10² to 10¹². Actual scaling factor equals GATE TIME setting ÷ 10⁻⁹ seconds.

Input: Input signal through Channel A.

Output: Output frequency equals input frequency divided by scaling factor. Rear panel BNC supplies 80% duty cycle TTL compatible pulses.

INPUT CHANNELS A AND B SEPARATE INPUTS

Range: DC coupled, 0 to 500 MHz

AC coupled, 1 M Ω 200 Hz to 500 MHz 50 Ω 4 MHz to 500 MHz

Impedance: Switch selectable, 1 M Ω shunted by less than 30 pF or 50 Ω nominal

Sensitivity: (preset)

X1 20 mV rms sine wave, 60 mV p-p pulse

X10 200 mV rms sine wave, 600 mV p-p pulse

Dynamic Range: (preset)

50Ω X1 20 mV to 250 mV rms sine wave 60 mV to 750 mV p-p pulse

X10 200 mV to 2.5V rms sine wave 600 mV to 7V p-p pulse

1 MΩ X1 20 mV to 250 mV rms sine wave 60 mV to 750 mV p-p pulse

> X10 200 mV to 2.5V rms sine wave 600 mV to 7.5V p-p pulse

Linear Operating Range: -2.0 to +0.5 Vdc

Trigger Level: Continuously adjustable over ±1.3 Vdc. Adjustment is nonlinear with more settability around zero volts.

Preset: Centers trigger level about dc at 25°C

Drift: ±10 mV dc max., 0°C to 55°C

Output: CHAN A and CHAN B output trigger voltage (X ATTEN) is accurate to within ±15 mV (X ATTEN) of actual trigger point hysteresis center. Rear BNC connectors.

Slope: Independent selection of positive or negative slope.

^{*}Trigger error for sine waves of 40 dB signal-to-noise amplitude ratio is < (±0.3% of one period + number of periods averaged). If peak noise amplitude is greater than 10 millivolts, additional miscounting may occur (this situation can arise when measuring high-level outputs of broadband synthesized signal sources).

^{**}For any wave shape, trigger error is less than

THE CONTRACT OF THE CONTRACT O Figure 17 Page priority (Figure 17 Pag QUENCY EIR FROM 24.134 (12)
QUENCY FROM 24.139 (12)
QUENCY FROM 24.138 (1)
AUT OF ALL FROM 24.138 (1)
AUT OF ALL FROM 24.138 (1) 10 CE 14 (F) 10 LA 154(18).

10 CE 14 (F) 10 CE 16(18).

10 CE 16 (F) 10 CE 16(18).

11 CE 16 (F) 10 CE 16(18).

12 CE 16 (F) 10 CE 16(18).

13 CE 16 (F) 10 CE 16(18).

14 CE 16 (F) 10 CE 16(18).

15 CE 16 (F) 10 CE 16(18).

16 CE 16 (F) 10 CE 16(18).

17 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

19 CE 16 (F) 10 CE 16(18).

10 CE 16 (F) 10 CE 16(18).

10 CE 16 (F) 10 CE 16(18).

11 CE 16 (F) 10 CE 16(18).

12 CE 16 (F) 10 CE 16(18).

13 CE 16 (F) 10 CE 16(18).

14 CE 16 (F) 10 CE 16(18).

15 CE 16 (F) 10 CE 16(18).

16 CE 16 (F) 10 CE 16(18).

16 CE 16 (F) 10 CE 16(18).

17 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).


18 CE 16 (F) 10 CE 16(18).

18 CE 16 (F) 10 CE 16(18).

1 FROM KAIGACOO IO FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O FROM KAIGAGO O 0• **0**≎ FROM XAISBUTS PROM 35 (SAC 10) FROM YAISBUILES 2 35,K 71.46** SECR CLY 81-4 Has the effect of nullifying the N DATA request from the plote; U beind for observing S1-2 arithmetic result without an N. S1-3 Has the effect of nullifying the K DATA request from the ploting. Useful for observing S1-2 arithmetic result without a K. S1-4 Activity B TDATA without regard to plot in attain. Useful for a special servicing souther where a player, on odd dapary is inserned after. S1-7 Scores an INTFALIZE PROCESSOR qualifier. Would present a display social entire a STAP. The diplay cycle having a system of STOP or FI DATA rectine, Useful for visioning order between with seculations of G0 mere maining the cycle hasts a minimum of G0 mere every -63 mere. The cycle time with S1-7 is about once every 3 meet. The A14 statembly has seven servicing switches (S1-1-7), some of which are related to the plug-in-These switches perform the collowing actions when selected to the display) displays time academassurement contents.

S1-2 Displays the compose arithmetic result in Gigs or Man units. I REFERENCE ESSUANCIAS WITHOUT AND ASSERBLY LASE LASSEVOATED, ADDRESSED OF COMBUSET DESCRIPTION.

2 WEST OFFICIARES INDUSTICE SECURITIES OFFICIARES INDUSTICE CAPACITABLE IN OMIS. CAPACITABLE IN OMIS. CAPACITABLE IN CAPACITABLE IN CONTRACT IN UNITEDISTABLE IN UN A14
C1-3
P1
R1.2
S1
U1-38 SERVICE NOTES NOTES



Pigure 7-1 A14 QUALIFIER ASSEMBLY (See page 7-27)




Table 7-4. A12 Option 010, General Purpose Interface Output Theory of Operation

4-176. A12 Option 010, General Purpose Interface Output

4-177. Option 010 allows the counter to make measurements in accordance with the front panel controls and to output the results of the measurements by means of a bus system. The system uses standard ASCII characters to communicate its data. There are two modes of operation: the address to talk mode for outputting data and the TALK ONLY mode. The circuits can be cleared from talking by supplying a Interface Clear (IFC) signal.

4-179. If the 4-line address code equals the code selected by the rear panel ADDRESS switches, the A=B line of U7(14) goes High. The address code also allows U3D to enable U4C and D. The result of this gating is a High on the J input of the Talk F-F (U6) and a Low on the K input. The DAV line was set Low when the counter was addressed to talk; however, it was delayed 500 ns by R7, C4, and U1A to allow time for the address code to be gated. The delayed DAV line now produces a 500 ns pulse in U2C, U1C, and U3A. This pulse NANDs in U4B with ATN (still Low) and clocks the Talk F-F. Once the flip-flop is set, the controller causes ATN to return High, since it has accepted a high NDAC.

4-180. OUTPUT ROUTINE. The High output of the Talk F-F is sent to A19 and returns on the TALK ONLY line when the rear panel switch is set to ADDRESSABLE. The line is continuously High when the switch is set to TALK ONLY. This signal is inverted in U9C and becomes \overline{SER} OUT, which starts the output routine. TALK ONLY and the High of ATN also cause the output of U5D to go Low. This Low level switches the bus terminators from their third state (off or high impedance state) to their active state. Measurement data can now be placed on the bus.

4-181. Once data is placed on the bus, the counter waits until the listener requests information by sending NRFD High. This results in a GATED RFD signal from U10A, U10C, and U14A. The counter responds by setting the FLAG = H line High. Since the EXT OUT EN line is Low during the output routine, U8A and U5C cause the DAV line to go Low, indicating the valid data is on the line. Once the listener accepts the data, it responds with a high NDAC signal. This produces a GATE DAC signal to place new data on the bus and repeat the process. Gate U10A causes GATED DAC and GATED RFD to go High if the bus is disconnected. This causes the processor section of the counter to exit the serial output routine.


4-182. DATA TRANSFER. The DC SER OUT lines control the order of output data and the state of the ROMs (U16 and U17). Only one ROM is on at any given time. Three of the ROM's outputs (DIO7, 6, and 5) are sent to the Bus Drivers directly, while the remaining four lines are selected by four-pole switch U15. The ROMs convert the internal data codes to ASCII format. Since the counter is in its output routine, the EXT OUT EN line is Low. The FLAG = H lines goes High each time a new byte is ready for outputting on the bus. Table 4-2 shows the sequence of data flow to the ROMs, while Tables 4-3 and 4-4 list the ROM codes.


Table 7-5. A12 (Option 010) Replaceable Parts

				ole 7-5. A12 (Option 010) Replaceable Parts	1	1
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
A12	05345-60023	5	1	OUTPUT INTERFACE ASSEMBLY - OPTION 010	28480	05345-60023
A12C1	0160-3879	7	1	CAPACITOR FXD .01UF ±20% 100VDC CER	28480	0160-3879
A12C2	0180-2929	8	2	CAPACITOR-FXD 68UF ±10% 10V TA	28480	0180-2929
A12C3	0180-2929	8	-	CAPACITOR-FXD 68UF ±10% 10V TA	28480	0180-2929
			3		28480	0160-0158
A12C4	0160-0158	9	3	CAPACITOR-FXD 5600PF ±10% 200VDC POLYE	28480	0160-0158
A12C5	0160-0158	9		CAPACITOR-FXD 5600PF ±10% 200VDC POLYE		,
A12C6	0160-0158	9		CAPACITOR-FXD 5600PF ±10% 200VDC POLYE	28480	0160-0158
A12CR1	1901-1068	5	2	DIODE-SM SIG SCHOTTKY	28480	1901-1068
A12CR2	1901-1068	5		DIODE-SM SIG SCHOTTKY	28480	1901-1068
A12CR3	1901-0040	1 1	2	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040
A12CR4	1901-0040	11	_	DIODE-SWITCHING 30V 50MA 2NS DO-35	28480	1901-0040
A12J1	1200-0541	0	1	SOCKET-IC 24-CONT	28480	1200-0433
4401404	5000-9043	6	1	PIN, PC BOARD EXTRACTOR	28480	5000-9043
A12MP1 A12MP2	5040-6843	2	1	EXTRACTOR, PC BOARD	28480	5040-6843
		1				OB4705
A12R1	0683-4725	2	1	RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121	CB4725
A12R2	0683-1035	1	1	RESISTOR 10K 5% .25W FC TC=-400/+700	01121	CB1035
A12R3	1810-0041	9	2	NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041
A12R4	1810-0136	3	2	NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136
A12R5	1810-0136	3		NETWORK RESISTOR 10-SIP MULTI-VALUE	28480	1810-0136
A40B0	1910 0041			NETWORK RESISTOR 9-SIP 2.7K OHM X 8	28480	1810-0041
A12R6	1810-0041	9	١,		01121	CB1215
A12R7	0683-1215	9	3	RESISTOR 120 5% .25W FC TC=-400/+600	1 '	1
A12R8	0683-1215	9	l	RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215
A12R9	0683-1215	9		RESISTOR 120 5% .25W FC TC=-400/+600	01121	CB1215
A12U1	1820-1056	9	1	IC SCHMITT-TRIG TTL NAND QUAD 2-INP	01295	SN74132N
A12U2	1820-1199	1	3	IC INV TTL LS HEX 1-INP	01295	SN74LS04N
		g	2	IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N
A12U3	1820-1197			<u> </u>	01295	SN74LS02N
A12U4	1820-1144	6	2	IC GATE TTL LS NOR QUAD 2-INP	01295	SN7438N
A12U5	1820-0621	2	1	IC BFR TTL NAND QUAD 2-INP	01293	314743614
A12U6	1820-0075	١٥	1	IC FF TTL J-K PULSE CLEAR DUAL	01295	SN7473N
A12U7	1820-0706	4	1	IC COMPUTER TTL MAGTD 5-BIT	07263	9324PC
A12U8	1820-1144	6		IC GATE TTL LS NOR QUAD 2-INP	01295	SN74LS02N
A12U9	1820-1199	1	1	IC INV TTL LS HEX 1-INP	01295	SN74LS04N
A12U9 A12U10	1820-1197	9		IC GATE TTL LS NAND QUAD 2-INP	01295	SN74LS00N
		ļ			40004	N8TO9N
A12U11	1820-1084	3	2	IC DRVR TTL BUS DRVR QUAD 1-INP	18324	•
A12U12	1820-1199	1	1	IC INV TTL LS HEX 1-INP	01295	SN74LS04N
A12U13	1820-1084	3	l	IC DRVR TTL BUS DRVR QUAD 1-INP	18324	N8TO9N
A12U14	1820-1202	7	1	IC GATE TTL LS NAND TPL 3-INP	01295	SN74LS10N
A12U15	1820-1470	1	1	IC MUXR/DATA-SEL TTL LS 2-TO-1 LINE QUAD	01295	SN74LS157N
A101146	05345-90006	6	1	ROM-PROGRAMMED	28480	05345-80006
A12U16 A12U17	05345-80006 05345-80005	5	[;	ROM-PROGRAMMED	28480	05345-80005
			١.	COOKET 16 DID	28480	1200-0473
	1200-0473	8	2	SOCKET 16-DIP	28480	8159-0005
	8159-0005	0	1	RESISTOR-ZERO OHMS 22 AWG LEAD DIA	20400	3100-0003
A19	05345-60024	6	1	INTERFACE PANEL - OPTION 010	28480	05345-60024
	0000 0040	1.	,	STANDOFF-HEX .255-IN-LG 6-32-THD	00000	ORDER BY DESCRIPTION
	0380-0643	3	2	THREADED INSERT NUT 6-32 .062-IN-LG STL	28480	0510-0002
	0510-0002	5	11		28480	1251-3283
	1251-3283	1.	1 1	CONNECTOR- MICRORIBBON 24-CKT, 24-CONT	00000	ORDER BY DESCRIPTION
	1530-1098	4	1	CLEVIS 0.070-IN W SLT 0.454-IN PIN CTR		
	2190-0017	4	2	WASHER-LK HLCL NO. 8 .168-IN-ID	28480	2190-0017
	8120-0664	6	1	CABLE ASSEMBLY, 26AWG 24-COND	28480 28480	8120-0664 05345-00022
	05345-00022		1	PLATE, REAR PANEL PATCH		
				·		
	İ		1	1	1	

Table 7-6. A18 (Option 001) Replaceable

	Table 7-6. A18 (Option 001) Replaceable						
REFERENCE DESIGNATION	HP PART NUMBER	C D	QTY	DESCRIPTION	MFR CODE	MFR PART NUMBER	
A18	05345-60069	9	1	OSCILLATOR ASSEMBLY - OPTION 001	28480	05345-60069	
A18C1	0180-0210	6	2	CAPACITOR-FXD 3.3UF +-20% 15VDC TA	56289	150D335X0015A2	
A18C2	0180-0210	6	-	CAPACITOR-FXD 3.3UF +20% 15VDC TA	56289	150D335X0015A2	
A18C3	0160-3879	17	2	CAPACITOR-FXD .01UF +-20% 100VDC CER	28480	0160-3879	
A18C4	0121-0048	14 1	1	CAPACITOR-V TRMR PSTN .8-8.5PF 750V	73899	VC9G2	
A18C5	0121-0128	1	1	CAPACITOR-V TRMR-AIR 1.9-10.8PF 350V	74970	189-0503-028	
A18C6	0160-2265	3	1	CAPACITOR-FXD 22PF +-5% 500VDC CER 0+-30	28480	0160-2265	
A18C7	0160-3879	7		CAPACITOR-FXD .01UF +-20% 100VDC CER	28480	0160-3879	
A18C8	0160-2261	9	1	CAPACITOR-FXD 15PF +-5% 500VDC CER 0+-30	28480	0160-2261	
A18C9	0160-0161	4	1	CAPACITOR-FXD .01UF +-10% 200VDC POLYE	28480	0160-0161	
A18CR1	1902-0033	4	1	DIODE-ZNR 1N823 6.2V 5% DO-7 PD=.4W	24046	1N823	
A18CR2	0122-0221	7	1	DIODE-VVC 100PF 10% C4/C25-MIN=2 BVR=30V	28480	0122-0221	
A18L1	9100-2276	9	2	INDUCTOR RF-CH-MLD 100UH 10% .105DX.26LG	28480	9100-2276	
A18L2	9100-2276	9		INDUCTOR RF-CH-MLD 100UH 10% .105DX.26LG	28480	9100-2276	
A18Q1	1854-0210	6	1	TRANSISTOR NPN 2N2222SI TO-18 PD=500MW	04713	2N2222	
A18Q2	1853-0015	7	i	TRANSISTOR PNP SI PD=200MW FT=500MHZ	28480	1853-0015	
A18R1	0757-0931	1 1	1	RESISTOR 2K 2% .125W F TC=0+-100	24546	C4-1/8L-TO-2001-G	
A18R2	0698-4037	6	i	RESISTOR 46.4 1% .125W F TC=0+-100	24546	C4-1/8-TO-46R4-F	
A18R3	0757-0948		ż	RESISTOR 10K 2% .125W F TC=0+-100	24546	C4-1/8-TO-1002-G	
A18R3	0757-0948		-	RESISTOR 10 2@ .125W F TC=0+-100	24546	C4-1/8-TO-1002-G	
A18R5	0757-0924	2	1	RESISTOR 1K 2% .125W F TC=0+-100	24546	C4-1/8-TO-1001-G	
A18R6	0757-0896	7	1	RESISTOR 68 2% .125W F TC=0+-100	24546	C4-1/8-TO-68R0-G	
A18R7	0757-0890	4	1	RESISTOR 100 2% .125W F TC=0+-100	24546	C4-1/8-TO-101-G	
A18R8	0683-1525	4	4	RESISTOR 1.5K 5% .25W FC TC-400/+700	01121	CB1525	
A18R9	0683-1525	4	_	RESISTOR 1.5K 5% .25W FC TC-400/+700	01121	CB1525	
A18R10	0683-1525	4		RESISTOR 1.5K 5% .25W FC TC-400/+700	01121	CB1525	
A18R11	0683-1525	4		RESISTOR 1.5K 5% .25W FC TC-400/+700	01121	CB1525	
A18U1	1820-0806	5	1	IC GATE ECL OR-NOR DUAL 4-5-INP	04713	MC10109P	
A18Y1	0410-0553	9	1	CRYSTAL-QUARTZ 10.000 MHZ	28480	0410-0553	
1	0380-0311	2	4	STANDOFF-RVT-ON .5-IN-LG 6-32-THD	00000	ORDER BY DESCRIPTION	
1	2360-0113	2	4	SCREW-MACH 6-32 .25-IN-LG PAN-HD POZI	00000	ORDER BY DESCRIPTION	
	0400-0002	2	1	GROMMET-RND .188-IN-ID .312-IN-GRV-OD	28480	0400-0002	
	05345-00021	7	1	COVER, METAL	28480	05345-00021	
		İ					
	Ì			<u>.</u>			
				į			
			ļ				
		1					
			1				
1							





REFERENCE DESIGNATIONS

A18

NOTES

C1-9 CR1,2 L1,2 Q1,2 R1-7




Figure 7-3. A12 Option 011 Partial Schematic Diagram

7-37

MALL STR 6

EXT OUT EN

Maximum Input: Damage may occur beyond specified level. For larger inputs voltage divider probes 10020A for 50Ω and 10004B for 1 M Ω are recommended.

 $50\Omega X1 \pm 7V dc$

7V rms below 5 MHz

3.5V rms (+24 dBm) above 5 MHz

X10 ±7V dc, 7V rms (+30 dBm)

1 MΩ X1 ±350V dc

250V rms to 20 kHz

3.5V rms to above 5 MHz

X10 ±350V dc

250V rms to 20 kHz

35V rms above 5 MHz

Cross Talk: No effects if inputs to Channel A and B are both above or below 100 MHz. With one signal above 100 MHz and the other below, there are no effects if the lower frequency signal has a slew rate of ≥10V/µs.

COMMON INPUT

In this mode the signal is applied to Channel A through a power splitter which equalizes impedances and delays to the input amplifiers. Channel B input is disabled. Both input impedance switches should be in the same position. All specifications are the same as for separate operation with the following differences.

Range: DC coupled, 0 to 400 MHz

AC coupled, 1 M Ω 300 Hz to 400 MHz

 50Ω 4 MHz to 400 MHz

Impedance: 1 M Ω becomes 500 k Ω shunted by <50 pF

 50Ω no change

Sensitivity: (preset)

 $50\Omega X1$ 40 mV rms sine wave, 120 mV p-p pulse

X10 400 mV rms sine wave, 1.2V p-p pulse

 $1 M\Omega$ no change

Dynamic Range: (preset)

 $50\Omega X1$ 40 mV to 500 mV rms sine wave

120 mV to 1.5V p-p pulse

X10 400 mV to 5V rms sine wave, 1.2 to 5V p-p pulse

 $1~M\Omega$ no change

Maximum Input:

 50Ω ±5.0V dc and 5V rms

 $1 M\Omega$ no change

Trigger Level: Continuously adjustable over the range of ± 2.6 Vdc in 50Ω or ± 1.3 V dc in 1 M Ω multiplied by the attenuator setting

Output: Rear BNC Connector

50Ω Output voltage X2 (X ATTEN) is accurate to within ±15 mV X2 (X ATTEN) of actual trigger point.

1 M Ω Same as in SEPARATE.

GENERAL

Display: 11 digit LED display and sign. Annunciator displays ksec to nsec, k to n, μHz to GHz. Decimal point is positioned with DISPLAY POSITION control or positioned after the first, second, or third most significant digit if DISPLAY POSITION is in AUTO. Leading zeros are suppressed.

Overflow: Asterisk is illuminated when display is overflowed or underflowed.

Sample Rate: Continuously variable from <0.1 sec to >5 sec with front panel control. In HOLD position the last reading is maintained until the counter is manually reset or an EXTERNAL ARM signal is applied. Number of readings per second will generally be limited by the output

device, i.e., 5150A Printer or 9830A Calculator. In COM-PUTER DUMP mode the counter can take up to several thousand readings per second.

External Arm Input: Arming will be initiated by -1.0V (-5.0 V max) into 50Ω rear BNC input for greater than 500 ns. Minimum time between EXT ARM and acceptance of start pulse is <1 μ s.

External Gate Input: EXT GATE feature will respond to a 0.0V to -1.0V pulse into 50Ω with 50 ns or faster rise and fall time pulse edges. Maximum pulse height (damage level) is -5V. Minimum pulse width is 20 ns. Time delay of the leading edge of EXT GATE to the acceptance of input signal is less than 20 ns.

Gate Output: >1 volt into 50Ω .

Reset: Counter resets at initial turn on. Can be reset at any time with front panel pushbutton or through HP Interface Bus.

TIMEBASE

Standard High Stability Timebase: Crystal Frequency, 10 MHz Oven Oscillator (10544A). (See separate data sheet).

Stability

Aging Rate: <5 x 10^{-10*} per day

Short Term: <1 x 10⁻¹¹ for 1 s average Temperature: <7 x 10⁻⁹, 0°C to 55°C

Line Voltage: <1 x 10 ·10**, ±10% from nominal

External Frequency Standard Input: 1, 2, 2.5, 5, or 10 MHz \pm 5 x 10⁻⁸. Input voltage > 1 V rms into 1 k Ω .

*For Oscillator off time less than 24 hours.

**15 minutes after change.

Option 001: Crystal Frequency, 10 MHz

Stability:

Aging Rate: <3 x 10⁻⁷ per month

Short Term: <2 x 10-9 rms for 1 s average

Temperature: <2 x 10⁻⁶, 25°C to 35°C

 $<5 \times 10^{-6}$, 0°C to 55°C

Line Voltage: <1 x 10-8, ±10% from nominal

External Frequency Standard Input: 1, 2, 2.5, 5, or 10 MHz ±5 x 10⁻⁶. Input voltage >1 Vrms into 1 kΩ.

Frequency Standard Output: 10 MHz 1 Vrms high purity sine wave from 50Ω source.

Operating Temperature: 0°C to 55°C

Power Requirements: 100/120/220/240 Vrms +5% -10%, 48

to 66 Hz, maximum power 250 VA.

Weight: 37 lbs (17 kg) net

OPTIONS

Option 001: Room temperature time base (room temperature crystal).

Option 010: Digital Output only. HP Interface Bus format, useful with 5150A Printer or 59301A with 5050B Printer.

Option 011: Digital Input/Output. Full compatibility with HP Interface Bus. Provides digital output as well as input for control over all functions except input amplifier.

Option 012: Similar to Option 011 but includes slope and level control. Recommended for computer or dedicated calculator applications. Programming codes differ slightly from Option 011. See 5345A Option 012 Technical Data Sheet for full specifications.

Option 908: Rack Mounting Kit

Table 7-5. Table of Specifications (Continued)

SELF-TEST

A 100 MHz is internally applied for testing all functions. Pushing RESET illuminates all segments of display digits. Seven internal diagnostic switches are provided for verifying the operation of the input amplifiers, digital front-end, processor, and plug-ins.

ACCESSORIES AVAILABLE

K13-59992A ASM Tester: Useful for troubleshooting Algorithmetic State Machine processor

10595A Board Extender Kit: Useful for troubleshooting plug-in boards while in operation.

10590A Plug-In Adapter: Increases usefulness of 5345A by providing interface to 5245L plug-ins. Except as noted, the plug-ins listed below operate in a manner as they do in the 5245L. Measurements taken with the plug-in adapter combination yield similar accuracy, and greater speed and resolution than is associated with the 5245 series counters. Compatible plug-ins: 5251A, 5252A (lower frequency limit 1 MHz), 5253B, 5254C, 5255A, 5256A, 5257A, 5258A, 5261A (lower frequency limit 1 MHz), 5262A, 5265A, 5257A.

10004B: 50Ω Probe Kit **10020A:** 10 MΩ Probe Kit

K15-59992A STANDBY POWER UNIT

Plug-in to maintain oscillator operation for prolonged periods without line voltage.

WEIGHT: 7.2 kg (3 lbs. 4 oz.) net

DIMENSIONS:




Table 7-6. Paragraphs 4-84 through 4-92

4-84. A3 Input Attenuator

- 4-85. The Input Attenuator consists of two input channels. The channels are completely separate with each input having ac or dc coupling, an attenuator network, selectable 50Ω or $1M\Omega$ impedance, level control, slope selection, and high frequency amplifier.
- 4-86. CIRCUIT THEORY. The circuit theory describes only channel A, since Channel B is analogous. The signal entering J2 is sent directly through S1 or through coupling capacitor C1, which blocks the signal's dc component. S4 selects R3 for 50 ohm input impedance and R4 and R5 for 1M ohm input impedance. When S3 is in the COM A position and S4 is set to 50Ω , the two channels are connected together and R1 helps maintain the 50 ohm input for each channel. In SEP, the inputs are isolated from each other, R1 is bypassed, and the impedance switches can be set separately. S5 ATTEN switch passes the signal directly in X1 or when in X10 attenuates the signal by 10 through divider network R4 and R5.
- 4-87. The signal is then routed to the amplifier through one of two paths, depending on the frequency. Frequencies below 10 MHz, including dc, pass through the FET impedance converter (source follower). Higher frequencies are bypassed around the FET through C9. The FET's input is protected at low frequencies by R1, CR1, and CR2. The amplifier U2 has differential inputs and outputs and has a gain (single ended) of about 3. One input accepts the signal and the other accepts the dc level(£1.3V) from the LEVEL pot (via A4U4). The amplifier is biased by 5 current sources: Q3,Q4, R51, and R56. R44 adjusts the amplifier bias (-70 mV at pin 15).
- 4-88. The counter may trigger on either slope of the input signal. The SLOPE switch, S8, determines this by controlling the output polarities of U2. If S8 is placed to +, the outputs of U2 will be 180° out of phase with their respective inputs. When S8 is placed to -, the outputs of U2 will be in phase with their respective inputs.

4-89. A4 Input Trigger

- 4-90. The Input Trigger assembly provides additional amplification of the input signals before they are sent to the counting circuits. The differential output of A3 enters the board on pin P1A(4) and P1A(7) and goes to the inputs of U2. R2 adjusts the trigger output of U2 for 50% duty cycle with a sine wave input. The amplifier has a gain of about 3.5 and contains a Schmitt trigger, which shapes the lower frequencies into fast rise time square waves. R15, 21, 20, 25, 28, 31, and 32 are current source resistors for U2, while R16 adjusts the bias.
- 4-91. The trigger output of U2(13) is a negative pulse about -0.7V in amplitude. Pulse width depends on the input signal and on the setting of R2. Pulse amplitude is controlled by the trigger current source at pin 14.
- 4-92. U4 is a buffer amplifier, which accepts dc levels from the front panel LEVEL control or the rear panel level inputs. R11 corrects for offset voltages in A3U2 when the SLOPE switch position is changed. The output of U4 also connects to U2's current source and turns off the amplifier when the signal level exceeds +3.5 Vdc.

Table 7-7. Adjustment Procedures

A3 INPUT ATTENUATOR

Equipment:

HP 3480A/3482A DVM Extender Cable 05345-60205 HP 180A Oscilloscope with 1810A Sampler HP 8640B Signal Generator

Setup:

- 1. Set LEVEL controls to PRESET.
- 2. Connect DVM between common and the cathode of diode A4CR1. Adjust A4R11 for an indication of 0 volts ±50 millivolts. Connect DVM between common and cathode of diode A4CR2. Adjust A4R13 for 0 volts ±50 millivolts.

NOTE

Allow a 5-minute warmup before performing adjustment procedure.

Bias Adjustment

- 1. Remove front panel display assembly, as outlined in Section III. Connect display assembly to counter, using extender cable. Place side of cable with "CINCH" on side of board with part number (05345-60004).
- 2. Connect DVM to U2 pin 15 (Channel B, U1 pin 15).
- 3. Adjust bias pot A4R44 (Channel B, A3R47) for a reading of 1.00V ±50 mV.

The following adjustments are done with the bottom cover and bottom air filter removed. The front panel display assembly is installed in the instrument.

Sensitivity Adjustment:

1. Set 5345A controls as follows:

Input Impedance 50Ω	,
ATTEN (A&B) X1	
Input Coupling DC	,
Input Amplifier Control SEP	,
SLOPE (A&B) +	
LEVEL Control PRESET	

- 2. Set 8640B Signal Generator output to 100 MHz at 100 mV rms into 50Ω.
- 3. Set 180A Oscilloscope controls as follows:

AC/DC	DC
MAGNIFIER	X 1
DISPLAY	INT

Table 7-7. Adjustment Procedures (Continued)

4. Set 1810A Sampler controls as follows:

DISPLAY I	FILTERED
MODE	A
POLARITY	
$mV/DIV \ \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots \dots $	
TIME/DIV (outer knob)	. 10 nSEC
TIME/DIV (inner knob)	2 nSEC
CW SLOPE	
SCAN	SWEEP
DIRECT/EXPANDED EX	KPANDED
SCAN knob almo	st fully cw

- 5. Disconnect the two white cables connected to the A9 board. Channel A output cable is the longer of the two. Connect these cables through an adapter connector (HP part number 1250-0831) to the oscilloscope's inputs.
- 6. Adjust A4R2 and A4R11 (Channel B, A4R5 and A4R13) for a signal on oscilloscope.
- 7. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position.
- 8. Ajust A4R2 (Channel B, A4R45) for 50% duty cycle.
- Set 8640B output to 20 mV rms.
- 10. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position. Readjust A4R2 (Channel B, A4R5) for 50% duty cycle if required.

A4 INPUT TRIGGER

Equipment:

HP 3480A/3482A DVM

HP 180A Oscilloscope with 1810A Sampler

HP 8640B Signal Generator

NOTE

Allow a 5-minute warmup before performing adjustment procedure.

The following adjustments are done with the bottom cover and bottom air filter removed. The front panel display assembly is installed in the instrument. See Section III for removal of air filter.

Bias Adjustment:

- 1. Adjust A4R2 (Channel B, A4R5) offset pot to midpoint.
- 2. Connect 412A to A4U2 pin 3 (Channel B, A4U1 pin 3).
- 3. Adjust A4R16 (Channel B, A4R19) bias pot for a reading of +800 mV ±50 mV.

NOTE

NOTE — If A4U2 (Channel A) or A4U1 (Channel B) are replaced, the value of A4R15 (Channel A) or A4R18 (Channel B) may have to be increased in value to meet the 800 mV ± 50 mV specifications. An increase of approximately 10Ω increases adjustment range of A4R16 or A4R19 approximately 100 mV.

Sensitivity Adjustment:

Set 5345A controls as follows:

Input Impedance	. 50Ω
ATTEN (A&B)	X1
Input Coupling	. DC
Input Amplifier Control	SEP
SLOPE (A&B)	+
LEVEL Control PR	

Table 7-7. Adjustment Procedures (Continued)

- 2. Set 8640B Signal Generator output to 100 MHz at 100 mV rms into 50Ω .
- 3. Set 180A Oscilloscope controls as follows:

AC/DC	 DC
MAGNIFIER	 X1
DISPLAY	 INT

4. Set 1810 Sampler controls as follows:

DISPLAY I	FILTERED
MODE	A
POLARITY	+ UP
mV/DIV	200
TIME/DIV (outer knob)	. 10 nSEC
TIME/DIV (inner knob)	2 nSEC
CW SLOPE	+
SCAN	SWEEP
DIRECT/EXPANDED EX	XPANDED
SCAN knob almos	st fully cw

- 5. Disconnect the two white cables connected to the A9 board. Channel A output cable is the longer of the two. Connect these cables through an adapter connector (HP part number 1250-0831) to the oscilloscope's inputs.
- 6. Adjust A4R2 (Channel B, A4R5) for a signal on oscilloscope.
- 7. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position.
- 8. Set 8640B output to 10 mV rms.
- 9. Adjust A4R2 (Channel B, A4R5) for 50% duty cycle.
- 10. Adjust A4R11 (Channel B, A4R13) for no change in signal when SLOPE switch changes position. Readjust A4R2 (Channel B, A4R5) for 50% duty cycle if required.

Table 7-8. A3/A4 Replaceable Parts

l able 7-8. A3/A4 Replaceable Parts					
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3 A3	05345-60039 05345-60038	1	INPUT ATTENUATOR (OPTION 012) INPUT ATTENUATOR ASSY (SERIES 1644)	28480 28480	05345-60039 05345-60038
A3C1 A3C2	0160-0551 0160-0551	2	CAPACITOR-FXD .01UF +100-0% 430WVOC CER CAPACITOR-FXD .01UF +100-0% 490WVDC CER	28480 28480	0160-0551 0160-0551
A3C3 A3C4 A3C5	0160-4531	2	STRAY CAPACITANCE CAPACITOR-FXD 2.2 ±.25PF 50WVDC CER CHIP NOT ASSIGNED	28480	0160-4531
A3C6 A3C7 A3C8	0160-4531		STRAY CAPACITANCE CAPACITOR-FXD 2.2 ±.25PF 50WVDC CER CHIP NOT ASSIGNED	28480	0160-4531
A3C9 A3C10	0160-0552 0150-0072	2 2	CAPACITOR-FXD 100PF -5% 400WVDC CER CAPACITOR-FXD 200PF -5% 1000WVDC CER	28480 28480	0160-0552 0150-0072
A3C11 A3C12 A3C13 A3C14 A3C15	0160-0552 0150-0072 0160-3879 0160-3879 0160-3879	55	CAPACITOR-FXD 100PF +-5% 400WVDC CER CAPACITOR-FXD 200PF +-5% 1000WVDC CER CAPACITOR-FXD -01UF +-20% 100WVDC CER CAPACITOR-FXD -01UF +-20% 100WVDC CER CAPACITOR-FXD -01UF +-20% 100WVDC CER	28480 28480 28480 28480 28480	0160-0552 0150-0072 0160-3879 0160-3879 0160-3879
A 3C 16 A 3C 17	0160-3879	.	CAPACITOR-FXD -01UF +-20% 100WVDC CER	28480	0160-3879
A3C18 A3C19 A3C20	0160-3876 0160-3878	11 41	NOT ASSIGNED CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER	28480 28480	0160-3876 0160-3878
A3C21 A3C22 A3C23 A3C24 A3C25 A3C26 A3C27	0160-3876 0160-3878 0160-3878 0160-3878 0160-3878 0160-3878 0160-3878		CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 0.01UF +-20% 100WVDC CER	28480 28480 28480 28480 28480 28480 28480	0160-3876 0160-3878 0160-3878 0160-3878 0160-3878 0160-3878 0160-3878
A3CR1 A3CR2 A3CR3 A3CR4 ►A3CR5 ►A3CR6 ►A3CR6 ►A3CR7 ►A3CR8	1901-0376 1901-0376 1901-0376 1901-0376 1901-0376 1901-0040 1901-0040 1901-0040	32	DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-GEN PRP 35V 50MA DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA	28480 28480 28480 28480 28480 28480 28480 29480	1901-0376 1901-0376 1901-0376 1901-0376 1901-0040 1901-0040 1901-0040 1901-0040
A3J1A A3J1B A3J2 A3J3	1251-2034 1251-2034 1250-1163 1250-1163	8 2	CONNECTOR; PC EDGE; 10-CONT; DIP SOLDER CONNECTOR: PC EDGE; 10-CONT; DIP SOLDER CONNECTOR-RF BNC FEM SGL HOLE RR CONNECTOR-RF BNC FEM SGL MOLE RR	71785 71785 28480 28480	252-10-30-300 252-10-30-300 1250-1163 125C-1163
A3Q1 A3Q2 A3Q3 A3Q4 A3Q5	1855-0225 1855-0225 1854-0215 1854-0215 1854-0215	2 9	TRANSISTOR, JFET, DUAL N-CHAN D-MODE SI TRANSISTOR, JFET, DUAL N-CHAN D-MODE SI TRANSISTOR NPN SI PD=31DMW FT=300MHZ TRANSISTOR NPN SI PD=31DMW FT=300MHZ TRANSISTOR NPN SI PD=31DMW FT=300MHZ	28480 28480 04713 04713	1855-0225 1855-0225 SPS 3611 SPS 3611 SPS 3611
A306	1854-0215	İ	TRANSISTOR NPN SI PD=310MW FT=3COMHZ	04713	SPS 3611
A 3R 1 A 3R 2	0698-8382	1	RESISTOR 25 5% .25₩ C TC=0+150 NOT ASSIGNED	28480	0698-8382
A3R3 (FOR R3) A3P4	0757-0072 1251-2229 0698-8881	2 2 2	RESISTOR 49.9 1% .5W F TC=0+-100 CONNECTOR:1-CONT SKT .033 DIA RESISTOR 900K5%.25W C TC=0+-150	19701 00779 28480	MF7C1/2-T0-49R9-F 1-331677-3 0698-8881
A3R5 A3R6 · (FOR R6) A3R7 A3R8	0698-8880 0757-0072 1251-2229 0698-8881 0698-8880	2	RESISTOR 100K 5% .15W C TC=0+-150 RESISTOR 49.9 1% .5W F TC=0+-100 CONNECTOR:1-CONT SKT .033 DIA RESISTOR 900K 5% .25W C TC=0+-150 RESISTOR 100K 5% .15W C TC=0+-150	28480 19701 00779 28480 28480	0698-8880 MF7C1/2-T0-49R9-F 1-331677-3 0698-8881 0698-8880
A3R9 A3R10 A3R11 A3R12 A3R13	2100-0597 0683-2025 2100-0597 0683-2025 0698-8381	2 9 2	RESISTOR-VAR W/SW 100K 20% CC SPST-SW RESISTOR 2K 5% 25M FC TC=-400/+700 RESISTOR-VAR W/SW 100K 20% CC SPST-SW RESISTOR 2K 5% 25M FC TC=-400/+700 RESISTOR 50 5% -15M C TC=0+-150	28480 01121 28480 01121 28490	2100-0597 CB2025 2100-0597 CB2025 0698-8381
A3R14 A3R15 A3R16 A3R17 A3R18	0683-5115 0698-8381 0683-5115 0683-1055 0683-1055	14	RESISTOR 510 5% .25% FC TC=-400/+600 RESISTOR 50 5% .15% C TC=0+-150 RESISTOR 510 5% .25% FC TC=-400/+600 RESISTOR 1M 5% .25% FC TC=-800/+900 RESISTOR 1M 5% .25% FC TC=-800/+900	01121 28480 01121 01121 01121	C85115 0698-8381 C85115 C81055 CR1055
A 3R 19 A 3P 2O A 3R 21 A 3R 22 A 3R 23	0698-8615 0698-8615 C757-C420 0698-6241 0757-0420	6 2	RESISTOR 75K 1% 1/20W RESISTOR 75K 1% 1/20W RESISTOR 75D 1% 1/25W F TC=0+-100 RESISTOR 75D 5% 1/25W CC TC=0+882 RESISTOR 75D 1% 1/25W F TC=0+-100	28480 28480 24546 01121 24546	0698-8615 0698-8615 C4-1/8-70-751-F 887515 C4-1/8-T9-751-F
A 3R 24 A 3R 25 A 3R 26 A 3R 27 A 3R 28	0757-0420 0698-6241 0757-0420 0683-1125 0698-8615		RESISTOR 750 1% -125M F TC=0+-100 RESISTOR 750 5% -125M CC TC=0+882 RESISTOR 750 1% -125M F TC=0+-100 RESISTOR 1-1K 5% -25M FC TC=-400/+700 RESISTOR 75K 1% 1/20W	24546 01121 24546 01121 28480	C4-1/8-T0-751-F 887515 C4-1/8-T0-751-F C81125 0698-8615

Table 7-8. A3/A4 Replaceable Parts (Continued)


Table 7-8. A3/A4 Replaceable Parts (Continued)					
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A 3R 29 ▶ A 3R 30 A 3R 31 A 3R 32 A 3R 33	0698-8615 0698-6283 0683-1525 0698-5178 0698-3113	2 1 5 4	RESISTOR 75K 1% 1/20W RESISTOR 10 5% .125M CC TC=0+588 RESISTOR 1.5K 5% .25M FC TC=-400/+700 RESISTOR 1.5K 5% .125M CC TC=0+882 RESISTOR 100 5% .125M CC TC=0+588	28480 01121 01121 01121 01121	0698-8615 881005 C21525 881525 881015
A 3R 34 A 3R 35 A 3R 36 A 3R 37 A 3R 38	0757~0802 0698-3113 0757-0802 0698-3378 0683-1025	2 17 2	RESISTOR 162 1% -5W F TC=0+-100 RESISTOR 100 5% -125W CC TC=0+588 RESISTOR 162 1% -5W F TC=0+-100 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 1000 5% .25W CC TC=-400/+800	19701 01121 19701 01121 01121	MF7C-1/2-T0-162R-F 881015 MF7C-1/2-T0-162R-F 8B5105 CB1025
► A 3F 39 A 3R 40 A 3R 41 A 3R 42 A 3F 43	0698-3378 0683-1025 0698-3113 0698-3113 0698-6984	2	RESISTOR 51 5% 25W CC TC=-400/+800 RESISTOR 1000 5% .25W CC TC=-400/+800 RESISTOR 1000 5% .125M CC TC=0+588 RESISTOR 1000 5% .125M CC TC=0+588 RESISTOR 470 5% .125M CC TC=0+882	01121 01121 01121 01121 01121	BBS105 CB1025 881015 881015 884715
A 3R 44 A 3R 45 A 3R 46 A 3R 47 A 3R 48	2100-1788 0683-2415 0698-6984 2100-1788 0698-5564	1	RESISTOR-VAR TRMR 500 DHM 10% C TOP ADJ RESISTOR 240 5% -25% FC TC=-400/+600 RESISTOR 470 5% -125% CC TC=0+882 RESISTOR-VAR TRMR 500 DHM 10% C TOP ADJ RESISTOR 240 5% -125% CC TC=0+882	84048 01121 01121 84048 01121	170-501 CB2415 884715 170-501 882415
► A 3R 49 ► A 3P 50 A3R51 TO A3R54 A 3P 55 A 3R 56	0698-6283 0683-1125 0683-1125 0698-3378 0683-4715	8 18	RESISTOR 10 5% -125W CC TC=0+588 RESISTOR 1-1K 5% -25W FC TC=-400/+700 RESISTOR 1-1K 5% -25W FC TC=-400/+700 RESISTOP 51 5% -125W CC TC=0+588 RESISTOR 470 5% -25W FC TC=-400/+600	01121 01121 01121 01121 01121	881005 C81125 C81125 E85105 C84715
A3R57 A3R58 A3R59 to A3R62 A3S1 (FOR S1) A3S2 (FOR S2) A3S3 (FOR S3)	0698-3378 0683-4715 0683-5105 05345-60100 1460-0603 05345-60100 1460-0603 05345-60101 5022-3440	6 6 1 1	RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 470 5% -225W FC TC=-400/+600 RESISTOR 51 OHM 5% WW CF LEVER/SLIDE ASSY SPRING WFRM -014-OD MUW LEVER/SLIDE ASSY SPRING MFRM -014-OD MUW SLIDE ASSY, DC. SWITCH SPRING, DETENT	01121 01121 01121 28480 28480 28480 28480 28480 28480	885105 C84715 C85105 05345-60100 1460-0603 05345-60100 1460-0603 C5345-60101 5020-3440
A 35.4 (FOR S4) A 35.5 (FOR S5) A 35.6 (FOR S6)	05345-60100 1460-0603 05345-60100 1460-0603 05345-60100 1460-0603		LEVER/SLIDE ASSY SPRING WFPM .014-OD MUM LEVER/SLIDE ASSY SPRING WFPM .014-OD MUM LEVER/SLIDE ASSY SPRING WFFM .014-OD MUM	28480 28480 28480 28480 28480 28480	05345-60100 1460-0603 05345-60100 1460-0603 05345-60100 1460-0603
A3S7 (FOR S7) A3S8 A3S5	05345-60100 1460-0603 3101-1596 3101-1596	2	LEVER/SLIDE ASSY SPRING MFRM .014-00 MUM SWITCH-SL DPOT-NS MINTR 1A 125VAC SWITCH-SL DPOT-NS MINTR 1A 125VAC	28480 28480 28480 28480	05345-60100 1460-0603 3101-1596 3101-1596
A3U1 A3U2	1826~0088 1826~0088	2	IC, LIN 114-BIT WICE BAND AMPL IC, LIN 114-BIT WIDE BAND AMPL	28480 28480	1826-0088 1826-0088
	05345-40002	4	GUIDE (SWITCH TRACK)	28480	05345-40002
] A4	05345-60004	1	INPUT TRIGGER ASSY (SERIES 1612)	28480	05345-60004
A4C1 A4C2 A4C3 A4C4 A4C5	0160-3879 0160-3879 0160-3879 0160-3879 0160-3878		CAPACITOR-FXD .01UF +-20% 100MVDC CER CAPACITOR-FXD .01UF +-20% 100MVDC CER CAPACITOR-FXD .01UF +-20% 100MVDC CER CAPACITOR-FXD .01UF20% 100MVDC CER CAPACITOR-FXD 1000PF +-20% 100MVDC CER	28480 28480 28480 28480 28480	0160-3879 0160-3879 0160-3879 0160-3879 0160-3879
A4C6 A4C7 A4C8 A4C9 A4C1C	0160-3878 0160-3878 0160-3878 0160-3878 0160-3878		CAPACITOR-FXD 1000PF +-20% 100MVDC CER CAPACITOR-FXD 1000PF +-20% 100MVDC CER CAPACITOR-FXD 100MPF +-20% 100MVDC CER CAPACITOR-FXD 100MPF +-20% 100MVDC CER CAPACITOR-FXD 1000PF +-20% 100MVDC CER	28480 28480 28480 28480 28480	0160-3878 0160-3878 0160-3878 0160-3878 0160-3878
A4C11 A4C12 A4C13 A4C14 A4C15	0160-3876 0189-0428 0180-0429 0160-3876 0180-0428	4	CAPACITOR-FXO 47PF +-20% 200WVDC CER CAPACITOR-FXD; 68UF+-20% 6VDC TA-SOLID CAPACITOR-FXD; 68UF+-20% 6VDC TA-SOLID CAPACITOR-FXD, 47PF +-20% 200WVDC CER CAPACITOR-FXD; 68UF+-20% 6VDC TA-SOLID	28480 28480 28480 28480 28480	0160-3876 0180-0428 0180-0428 0160-3876 0180-0428
A4C16 A4C17 A4C18 A4C19 A4C20	0180-0428 0160-3876 0160-3878 0160-3879 0160-3876		CAPACITOR-FXD: 68UF+-20% 6VDC TA-SOLID CAPACITOR-FXD 47PF +-20% 200WVDC CER CAPACITOR-FXD 1000PF +-20% 100WVDC CER CAPACITOR-FXD 001UF20% 100WVDC CER CAPACITOR-FXD 47PF +-20% 200WVDC CER	28480 28480 28480 28480 28480	0180-0428 0160-3876 0160-3878 0160-3879 0160-3876
A4C 21 A4C 22 A4C 23 A4C 24 A4C 25 A4CR1 A4CR2	0160-3878 0160-3876 0160-3876 0160-3876 0160-3876 1902-0074	3	CAPACITOR-FXD 1000PF +-20% 100MVDC CER CAPACITOR-FXD 47PF +-20% 200MVDC CER CAPACITOR-FXD 47PF +-20% 200MVDC CER CAPACITOR-FXD 47PF +-20% 200MVDC CER CAPACITOR-FXD 47PF +-20% 200MVDC CER DIODE-ZNR 7.15V 5% DO-7 PD=4W TC=+.047% DIODE-ZNR 7.15V 5% DO-7 PD=4W TC=+.047%	28480 28480 28480 28480 28480 04713 04713	0160-3878 0160-3876 0160-3876 0160-3876 0160-3876 SZ 10939-140 SZ 10939-140

NOT IN OPTION 012.

See introduction to this section for ordering information

Table 7-8. A3/A4 Replaceable Parts (Continued)

Table 7-8. A3/A4 Replaceable Parts (Continued)					
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A4CR3 A4CR4 A4L1 A4L2 A4L3 A4L3 A4L5	1902-3036 1902-3036 9100-1788 9100-1788 9100-1788 9100-1788 9100-1789	5	DIODE ZENER 3.16V 5% DO-7.4W DIODE ZENER 3.16V 5% DO-7.4W COIL: FXC: NON-MOLDED RF CHOKE: .75UH COIL: FXC: NON-MOLDED RF CHOKE: .75UH COIL: FXC: NON-MOLDED RF CHOKE: .75UH COIL: FXC: NON-MOLDED RF CHOKE: .75UH COIL-FXC: NON-MOLDED RF CHOKE: .75UH COIL-FXC: MOLDED RF CHOKE: .75UH	04713 04713 02114 02114 02114 02114 24226	SZ 10939-38 SZ 10939-38 VK200-20/48 VK200-20/48 VK200-20/48 VK200-20/48 VK200-20/48
A4L 6 A4L 7 A4L 8	9100-1620 9100-0549 9100-0549	2	COIL-FXD MOLDED RF CHOKE 15UH 10% COIL-FXD MCLCEO RF CHOKE 22UH 10% COIL-FXD MOLDED RF CHOKE 22UH 10%	24226 06560 06560	15/152 4422-8K 4422-8K
A4R 1 A4R 2 A4R 3 A4R 4 A4R 5	0698-5178 2100-1788 0698-5178 0698-5178 2100-1789		RESISTOR 1-5K 5% -125M CC TC=0+882 RESISTOR-VAR TRMR 500 OHM 10% C TOP ADJ RESISTOR 1-5K 5% -125M CC TC=0+882 RESISTOR 1-5K 5% -125M CC TC=0+882 RESISTOR-VAR TRMR 500 OHM 10% C TOP ADJ	01121 84048 01121 01121 84048	881525 170-501 881525 881525 170-501
A4R6 A4P7 A4R8 A4R9 A4R10	0698-5178 0698-3378 0698-3378 0698-3378 0698-3378		RESISTOR 1-5K 5% -125W CC TC=0+882 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 51 5% -125W CC TC=0+588	01121 01121 01121 01121 01121	881525 885105 885105 885105 885105
A4R 11 A4R 12 A4P 13 A4R 14 A4R 15	2100-3216 0698-8623 2130-3216 0698-8623 0757-0913	2 2 3	RESISTOR-VAR TRMR 10KOHM 20% C TOP ADJ RESISTOR-VAR TRMR 10KOHM 20% C TOP ADJ RESISTOR 360 2% .125W F TC=0+-100	32997 28480 32997 28480 24546	3339H-1-103 0698-8623 3339H-1-103 0698-8623 C4-1/8-TO-361-G
A4R 16 A4R17 A4R18 A4R19 A4R20	2100~1984 0698~5183 0757~0913 2100~1984 0698~5183	2 2	RESISTOR-VAR TRMR 100 OHM 10% C TOP ADJ RESISTOR 4.3K 5% .125M CC TC=0+882 RESISTOR 800 2% .125W F TC=0+-100 RESISTOR-VAR TRMR 100 OHM 10% C TOP ADJ RESISTOR 4.3K 5% .125M CC TC=0+882	84048 01121 24546 84048 01121	170-101 864325 C4-1/8-TO-361-G 170-101 884325
A 4P. 21 A 4R. 22 A 4R. 23 A 4R. 24 A 4R. 25	0686-6815 0757-0407 0686-6815 0757-0407 0683-1125	2 7	RESISTOR 680 5% -5W CC TC=0+529 RESISTOR 200 1% -125W F TC=0+-100 RESISTOR 680 5% -5W CC TC=0+529 RESISTOR 200 1% -125W F TC=0+-100 RESISTOR 1-1K 5% -25W FC TC=-400/+700	01121 24546 01121 24546 01121	E86815 C4-1/8-T0-201-F E86815 C4-1/8-T0-201-F C81125
A4R 26 A4R 27* A4F 28 A4R 29*	0683-1125 0683-5105 0683-1125 0683-5105	9	RESISTOR 1-1K 5% .25W FC TC=-400/+700 .RESISTOR 51 5% .25W FC TC=-400/+500 #FACTORY SELECTED PART RESISTOP 1-1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .25W FC TC=-400/+500	01121 01121 01121 01121	CB1125 CB5105 CB1125 CB5105
A4F 30 A4R 31 A4R 32 A4R 33 A4R 34	0693-1125 0698-3378 0683-4715 0698-3378 0683-4715		*FACTORY SELECTED PART RESISTOR 1.1K 5% .25W FC TC=-400/+700 RESISTOR 51 5% .125W CC TC=0+588 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 51 5% .125W CC TC=0+583 RESISTOR 470 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	C81125 885105 C84715 885105 CB4715
A4R 35 A4R 36 A4R 39 A4R 40 A4P 41	0683-2425 0693-2425 0698-3111 0698-3111 0698-3378	2	RESISTOR 2.4K 5% .25W FC TC=-400/+700 RESISTOP 2.4K 5% .25W FC TC=-400/+700 RESISTOR 30 5% .125W CC TC=0+-850 . RESISTOR 30 5% .125W CC TC=0-850 RESISTOR 51 5% .125W CC TC=0+588	01121 01121 01121 01121 01121	CB2425 CB2425 BB3005 BB3005 BB5105
54R 42 44R 43 44R 44	0683-1615 0698-3378 0683-1615	2	RESISTOR 160 5% -25W FC TC=-400/+600 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 160 5% -25W FC TC=-400/+600	01121 01121 01121	CR1615 885105 CB1615
A4U1 A4U2 A4U3 A4U4	1826-0290 1826-0290 1826-0021 1826-0021	2	IC:AMPLIFIER IC:AMPLIFIER IC:LM310H IC:LM310H	28480 29480 27014 27014	1826-0290 1826-0290 LM310H LM310H







Figure 7-5. A3 Input Attenuator Assembly

A4

		P2	
18	14	7	ī
18	14	7	1




5345-A-30

Equipment: 180A with 1810A


Schmitt trigger output taken from A5 cable, using BNC-to-subminature adaptor, part number 1250-0831.

Figure 1. (100 MHz)




200 mV/DIV, 5 nS/DIV, + SLOPE, EXPANDED

Figure 2. (500 MHz)



200 mV/DIV, 2 nS/DIV, + SLOPE, EXPANDED



HP 5345A Options and Manual Changes




Figure 7-6A. Partial A3 Schematic (05345-60029 or 05345-60039) for Option 012

Table 7-9. A9 Replaceable Parts

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A9	05345-60009	1	GATE CONTROL ASSY (SERIES 1516A)	28480	05345-60009
A9C1 A9C2 A9C3 A9C4 A9C5	0160-3060 0180-1714 0180-1702 0160-3975 0160-3877	1	CAPACITOR-FXD .1UF +-20% 25WVDC CFR CAPACITOR-FXD: 330UF+-10% 6VDC TA-SOLID CAPACITOR-FXD: 180UF+-20% 6VDC TA-SOLID CAPACITOR-FXD: 22PF +-5% 200WVDC CER CAPACITOR-FXD 100PF +-20% 200WVDC CER	28480 56289 56289 28480 28480	0160-3060 1500337X900652 1500187X0006R2 0160-3875 0160-3877
A9C6 A9C7 A9C8 A9C9 A9C1C	0169-3877 0169-3977 0160-3877 0150-0050 0150-0050		CAPACITOR-FXD 100PF ← 20% 200WVDC CER CAPACITOR-FXD 100PF ← 20% 200WVDC CER CAPACITOR-FXD 100PF ← + 20% 200WVDC CER CAPACITOR-FXD 1000PF + 80-20% 1000WVDC CAPACITOR-FXD 1000PF + 80-20% 1000WVDC	28480 28480 28480 28480 28480	0160-3877 0160-3877 0160-3877 0150-005C 0150-0050
A9C11 A9C12 A9C13 A9C14 A9C15	0150-0050 0160-3879 0160-3879 0160-3879 0150-0050		CAPACITOR-FXO 1000PF +80-20% 1000WVDC CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD 1000PF +80-20% 1000WVDC	28480 28480 28480 28480 28480	0150-0050 0160-3879 0160-3879 0160-3879 0150-0050
A9C16 A9C17 A9C18 A9C19 A9C2C	0150-0050 0160-3879 0160-3879 0160-3879 0160-3879		CAPACITOR→FXC 1000PF +80-20% 1000WVDC CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER	28480 28480 28480 28480 28480	0150-0050 0160-3879 0160-3879 0160-3879 0160-3879
A9C21 A9C22 A9C23 A9C24 A9C25	0150-0050 0150-0050 0160-3879 0160-3879 0160-2262	-1	CAPACITOR-FXD 1000PF +80-20% 1000WVDC CAPACITOR-FXD 1000PF +80-20% 1000WVDC CAPACITOR-FXD .61UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD 16PF ←5% 500WVDC CER	28480 28480 28480 28480 28480	0150-0050 0150-0050 0160-3879 0160-3879 0160-2262
A9C26 A9C27 A9C28 A9C29 A9C30	0160-3877 0150-0050 0160-3879 0160-3879 0160-3879		CAPACITOR-FXD 100PF ←20% 200WVDC CER CAPACITOR-FXD 1000PF +80-20% 1000WVDC CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER CAPACITOR-FXD .01UF ←20% 100WVDC CER	28480 28480 28480 28480 28480	0160-3877 0150-0050 0160-3879 0160-3879 0160-3879
A9C 31 A9C32 A9C33 A9C34 A9C35	0160-3879 0160-3879 0160-3877 0160-3879 0160-3879		CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD 100PF -20% 200WVDC CER CAPACITOR-FXD .01UF -20% 100WVDC CER CAPACITOR-FXD .01UF -20% 100WVDC CER	28480 28480 28480 28480 28480	0160-3879 0160-3879 0160-3877 0160-3879 0160-3879
A9C 36 A9C 37 A9C 38	0150-0050 0160-3879 0160-3879		CAPACITOR-FXD 1000PF +80-20% 1000WVDC CAPACITOR-FXD +01UF +-20% 100WVDC CER CAPACITOR-FXD +01UF +-20% 100WVDC CER	28480 28480 28480	0150~0050 0160~3879 0160~3879
A9CR1 A9CR2 A9CR3 A9CR4 A9CR5	1901-0040 1902-3002 1901-0040 1901-0040 1901-0040	1	DIODE-SMITCHING 2NS 30V 50MA DIODE-ZWR 2.37V 5T DO-7 PD4W TC=074% DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA DIODE-SWITCHING 2NS 30V 50MA	28480 04713 28480 28480 28480	1901-0040 SZ 10939-2 1901-0040 1901-0040 1°01-0040
49J1 49J2	1250-0836 1250-0836		CONNECTOR-RF SMC M PC CONNECTOR-RF SMC M PC	2K 497 2K 497	CD-700141 CD-700141
A9L1 A9L2	9100-1636 9100-0346	1	COIL-FXD MOLDED RF CHOKE 110UH ST COIL-FXD MOLDED RF CHOKE 50MH 20%	24226 28480	15/113 9100-0346
A901 A902 A903 A904 A905	1854-0071 1854-0071 1854-0071 1854-0071 1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOP NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ	28480 28480 28480 28480 28480 28480	1854-0071 1854-0071 1854-0071 1854-0071 1854-0071
A906 A907 A908 A909 A9010	1854-0071 1854-0071 1853-0020 1854-0071 1853-0020		TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR PNP SI PD=300MW FT=150MMZ TRANSISTOR PNP SI PD=300MW FT=200MMZ TRANSISTOR PNP SI PD=300MW FT=150MMZ	28480 28480 29480 28480 28480	1854-0071 1854-0071 1853-0020 1854-0071 1853-0020
A9011 A9012 A9013 A9014 A9015	1854-0345 1854-0345 1854-0092 1854-0092 1854-0071	8	TRANSISTOR NPN 2N5179 SI TO-72 PD=200MW TRANSISTOR NPN 2N5179 SI TO-72 PD=200MW TRANSISTOR NPN SI PD=200MW FT=600MMZ TRANSISTOR NPN SI PD=200MW FT=600MMZ TRANSISTOR NPN SI PD=300MW FT=230MMZ	04713 04713 28480 28480 28480	2N5179 2N5179 1854-0092 1854-0092 1854-0071
A9016 A9017 A9018	1854-0071 1854-0071 1854-0071		TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOP NPN SI PD=300MW FT=200MMZ	28480 29480 28480	1854-0071 1854-0071 1854-0071
A9R1 A9R2 A9R3 A9R4 A9R5	0757-0940 0757-0931 0757-0931 0757-0922 0757-0931	2	RESISTOR 4.7K 2% .125M F TC=0+-100 RESISTOR 2K 2% .125M F TC=0+-100 RESISTOR 2K 2% .125M F TC=0+-100 RESISTOR 820 2% .125M F TC=0+-100 RESISTOR 2K 2% .125M F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-6701-G C4-1/8-T0-2001-G C4-1/8-T0-2001-G C4-1/8-T0-821-G C4-1/8-T0-2001-G
		NOTE	1: ADDITION OF THE 1205-0011 FOR ABUT IS RECOMME INSTRUMENTS WITH SERIAL PREFIXES BELOW 1604A	NDED FOR	

Table 7-9. A9 Replaceable Parts (Continued)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A9R6 A9R7 A9R8 A9R9 A9R10	0757-0931 0757-0931 0757-0922 0757-0893 0757-0893		RESISTOR 2K 2% -125W F TC=0+-100 RESISTOR 2K 2% -125W F TC=0+-100 RESISTOR 820 2% -125W F TC=0+-100 RESISTOR 51 2% -125W F TC=0+-100 RESISTOR 51 2% -125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-2001-G C4-1/8-T0-2001-G C4-1/8-T0-821-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G
A9R 11 A9R 12 A9R 13 A9R 14 A9R 15	0757-0893 0757-0893 0757-0893 0757-0893 0698-7205	9	RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51.1 2% .05W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C3-1/8-T00-51R1-G
A9R16 A9R17 A9R18 A9R19 A9R20	0698-7205 0698-7205 0698-7205 0698-7205 0757-0893		RESISTOR 51.1 2% .05H F TC=0+-100 RESISTOR 51.1 2% .05H F TC=0+-100 RESISTOR 51.1 2% .05H F TC=0+-100 RESISTOR 51.1 2% .05H F TC=0+-100 RESISTOR 51.2% .125H F TC=0+-100	24546 24546 24546 24546 24546	C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G C4-1/8-T0-51R0-G
A9R 21 A9R 22 A9R 23 A9R 24 A9R 25	0757-0900 0757-0900 0757-0895 0757-0895 0757-0893	2	RESISTOR 100 2% .125W F TC=0+-100 RESISTOR 100 2% .125W F TC=0+-100 RESISTOR 62 2% .125W F TC=0+-100 RESISTOR 62 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-101-G C4-1/8-T0-101-G C4-1/8-T0-5280-G C4-1/8-T0-5280-G C4-1/8-T0-5180-G
A9R26 A9R27 A9R28 A9R29 A9R30	0757-0893 0757-0912 0757-0927 2100-2216 0757-0927	4 4 3	RESISTOR 51 2% -125W F TC=0+-100 RESISTOR 330 2% -125W F TC=0+-100 RESISTOR 1-3K 2% -125W F TC=0+-100 RESISTOR-VAR TRMR 5KOHM 10% C TOP ADJ RESISTOR 1-3K 2% -125W F TC=0+-100	24546 24546 24546 84048 24546	C4-1/8-T0-51R0-G C4-1/8-T0-331-G C4-1/8-T0-1301-G 170-502 C4-1/8-T0-1301-G
A9R31 A9R32 A9R33 A9R34 A9R35	0757-0893 0757-0893 0757-0912 0757-0893 0757-0893		RESISTOR 51 2% -125W F TC=0+-100 RESISTOR 51 2% -125W F TC=0+-100 RESISTOR 330 2% -125W F TC=0+-100 RESISTOR 51 2% -125W F TC=0+-100 RESISTOR 51 2% -125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C4-1/8-T0-331-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G
•					·
:					•
			• •		
		:			
į					
	·				
					,

Table 7-9. A9 Replaceable Parts (Continued)

Table 7-9. A9 Replaceable Parts (Continued)					
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A9R26 A9R37 A9R38 A9R39 A9R49	0757-0919 0757-1094 0757-0927 0683-1025 0757-1094	3 3	RFSISTCR 620 2% -125W F TC=0+-100 RESISTCR 1-47K 1% -125W F TC=0+-100 RESISTCR 1-3K 2% -125W F TC=0+-100 RESISTCR 1K 5% -25W FC TC=-400/+600 RESISTCR 1-47K 1% -125W F TC=0+-100	24546 24546 24546 01121 24546	C4-1/8-T0-621-G C4-1/8-T0-1471-F C4-1/8-T0-1301-G C81025 C4-1/8-T0-1471-F
A9F 41 A9R 42 A9P 43 A9F 44 A9R 45	0757-0893 0683-1015 0757-0917 0757-0893 0757-0912	5	RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 510 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 330 2% .125W F TC=0+-100	24546 01121 24546 24546 24546	C4-1/8-TO-51RO-G C81015 C4-1/8-TO-511-G C4-1/8-TO-51RO-G C4-1/8-TO-331-G
A 9R 46 A 9F 47 A 9R 48 A 9P 49 A 9F 50	0683-1025 0757-0903 0757-1094 0757-0893 0757-0823	3	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 130 2% .125W F TC=0+-100 RESISTOR 1.47K 1% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 1.82K 1% .5W F TC=0+-100	01121 24546 24546 24546 19701	C81025 C4-1/8-T0-131-G C4-1/8-T0-1471-F C4-1/8-T0-51R0-G MF7C1/2-T0-1821-F
A 9 F 5 L A 9 F 5 2 A 9 F 5 3 A 9 F 5 4 A 9 F 5 5	0757-0823 0757-0903 0757-0893 0757-0903 2190-2216		RESISTOR 1.82K 1% .5W F TC=0+-100 RESISTOR 130'2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 130 2% .125W F TC=0+-100 RESISTOR-VAR TRMR 5KOHM 10% C TOP ADJ	19701 24546 24546 24546 84048	MF7C1/2-T0-1821-F C4-1/8-T0-131-G C4-1/8-T0-51R0-G C4-1/8-T0-131-G 170-502
A9R 56 A9P 57 A9R 58 A9P 59 A9R 60	2100-2216 0757-0927 0757-0893 0757-0912 0757-0893		RESISTOR-VAR TRMR SKOHM 10% C TOP ADJ RESISTOR 1.3K 2% .125M F TC=0+-100 RESISTOR 51 2% .125M F TC=0+-100 RESISTOR 330 2% .125M F TC=0+-100 RESISTOR 51 2% .125M F TC=0+-100	84048 24546 24546 24546 24546 24546	170-502 C4-1/8-T0-1301-G C4-1/8-T0-51R0-G C4-1/8-T0-331-G C4-1/8-T0-51R0-G
A9F 61 A9R 62 A9R 63 A9R 64 A9R 65	0757-0893 0757-0898 0698-4037 0683-1505 0698-4037	1 2 3	RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 82 2% .125W F TC=0+-100 RESISTOR 46.4 1% .125W F TC=0+-100 RESISTOR 15 5% .25W FC TC=-400/+500 RESISTOR 46.4 1% .125W F TC=0+-100	24546 24546 16299 01121 16299	C4-1/8-T0-51R0-G C4-1/8-T0-82P0-G C4-1/8-T0-46R4-F CB1505 C4-1/8-T0-46R4-F
A9R 66 A9R 67 A9R 63 A9R 69 A9R 70	0757-0893 0757-0931 0757-0893 0757-0893 0757-0893	·	RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 2K 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100	24546 24546 24546 24546 24546	C4-1/8-T0-51R0-G C4-1/8-T0-2001-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G
A9R71 A9R72 A9P73 A9R74 A9R75	0757-0893 0757-0931 0757-0893 0757-0893 0698-3378		RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 2K 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 2% .125W F TC=0+-100 RESISTOR 51 5% .125W CC TC=0+588	24546 24546 24546 24546 01121	C4-1/8-TO-51RO-G C4-1/8-TO-2001-G C4-1/8-TO-51RO-G C4-1/8-TO-51RO-G B85105
A9R 76 A9R 77 A9R 78 A9R 79 A9R 80	0683-5115 0683-1505 0757-0919 0757-0931 0757-0931		RESISTOR 510 5% .25M FC TC=-400/+600 RESISTOR 15 5% .25M FC TC=-400/+500 RESISTOR 620 2% .125M F TC=0←-100 RESISTOR 2K 2% .125M F TC=0←-100 RESISTOR 2K 2% .125M F TC=0←-100	01121 01121 24546 24546 24546	C85115 C81505 C4-1/8-T0-621-G C4-1/8-T0-2001-G C4-1/8-T0-2001-G
A 9R 81 A 9P 82 A 9R 83 A 9R 84 A 9P 85	0683-5115 0757-0893 0757-0893 0683-1505 0757-0919		RESISTOR 510 5% -25W FC TC=-400/+600 RESISTOR 51 2% -125W F TC=0+-100 PESISTOR 51 2% -125W F TC=0+-100 RESISTOR 15 5% -25W FC TC=-400/+500 RESISTOR 620 2% -125W F TC=0+-100	01121 24546 24546 01121 24546	C85115 C4-1/8-T0-51R0-G C4-1/8-T0-51R0-G C81505 C4-1/8-T0-621-G
A 9R 85 A 9R 87 A 9R 88 A 9P 89 A 9F 93	0683-2015 0683-2015 0683-5115 0683-5115 0683-5115	6	RESISTOR 200 52 .25W FC TC=-400/+600 RESISTOR 200 52 .25W FC TC=-400/+600 RESISTOR 510 52 .25W FC TC=-400/+600 RESISTOR 510 52 .25W FC TC=-400/+600 RESISTOR 510 52 .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB2015 CB2015 CB5115 CB5115 CB5115
A 9R 91 A 9R 92 A 9R 93 A 9P 94 A 9R 95	0683-5115 0683-5115 0683-2015 0683-5115 0683-5115		RESISTOR 510 5% .25W FC TC=-400/+600 RESISTOR 510 5% .25W FC TC=-400/+600 RESISTOR 200 5% .25W FC TC=-400/+600 RESISTOR 510 5% .25W FC TC=-400/+600 RESISTOR 510 5% .25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB5115 CB5115 CB2015 CB5115 CB5115
A 9P. 96 A 9R. 97 A 9R. 98 A 9R. 99 A 9P. 130	0683-5115 0683-2015 0683-1015 0683-1015 0683-1015		RESISTOR 510 5% -25% FC TC=-400/+600 RESISTOR 200 5% -25% FC TC=-400/+600 RESISTOR 100 5% -25% FC TC=-400/+500 RESISTOR 100 5% -25% FC TC=-400/+500 RESISTOR 100 5% -25% FC TC=-400/+500	01121 01121 01121 01121 01121	CB5115 CB2015 CB1015 CB1015 CB1015
A9P 101 A9R 102 A9R 103 A9R 104 A9P 105	0683-1015 0683-1025 0683-1025 0683-1025 0683-1025		RESISTOR 100 5% -25W FC TC=-400/+500 RESISTOR 1K 5% -25W FC TC=-400/+600 RESISTOR 1K 5% -25W FC TC=-400/+600 RESISTOR 1K 5% -25W FC TC=-400/+600 RESISTOR 1K 5% -25W FC TC=-400/+600	01121 01121 01121 01121 01121	CB1015 CB1025 CB1025 CB1025 CB1025
A9R106 A9F107 A9F108 A9F109 A9R110	0698-7205 0698-7205 0698-7205 0698-7205 0698-3378		RESISTOR 51.1 2% .05W F TC=0+-100 RESISTOR 51.1 2% .05W F TC=0+-100 RESISTOR 51.1 2% .05W F TC=0+-100 RESISTOR 51.1 2% .05W F TC=0+-100 RESISTOR 51.1 2% .05W F TC=0+-100 RESISTOR 51 5% .125W CC TC=0+588	24546 24546 24546 24546 01121	C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G C3-1/8-T00-51R1-G BB5105

Table 7-9. A9 Replaceable Parts (Continued)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A9R111 A9R112 A9R113 A9R114 A9R115 A9R116	0698-3378 0698-3378 0698-3378 0698-3378 0698-3378 0698-3378		RESISTOR 51 5% -125W CC TC=0+589 RESISTOR 51 5% -125W CC TC=0+588 RESISTOR 51 5% -125W CC TC=0+589 RESISTOR 51 0HM 5% -125W CC TUBULAR RESISTOR 51 0HM 5% -125W CC TUBULAR RESISTOR 51 0HM 5% -125W CC TUBULAR RESISTOR 51 0HM 5% -125W CC TUBULAR	01121 01121 01121 01121 01121 01121	885105 885105 885105 B85105 B85105 B85105
A 901 A 902 A 903 A 904 A 905	1820-0753 1820-0736 1820-1019 1820-0736 1820-0736	3 2 2	IC GATE IC COUNTER IC COUNTER IC COUNTER IC COUNTER IC:DIGITAL	28480 28480 28480 28480 28480	1820-0753 1820-0736 1820-1019 1820-0736 1827-0566
A9U6 A9U7 A9U8 A9U9 A9U10	1820-0753 1820-0566 1820-0996 1820-1019 1320-0996	6	IC GATE IC:DIGITAL IC MULTIPLEXER IC COUNTER IC MULTIPLEXER IC MULTIPLEXER	28480 28480 28480 28480 28480	1820-0753 1820-0566 1820-0996 1820-1019 1820-0996
A9U11 A9U12 A9U13 ASU14 A9U15	1820-0996 1820-0753 1820-0996 1820-0996 1820-0996		IC MULTIPLEXER IC GATE IC MULTIPLEXER IC MULTIPLEXER IC MULTIPLEXER IC MULTIPLEXER	28480 28480 28480 28480 28480	1820-0996 1820-0753 1820-07996 1820-0996
A9Z1	9100-1788 5040-6843	6	COIL: FXD: NGN-MOLDED RF CHOKE: -75UH EXTRACTOR: P.C. BOARD	02114 28480	VK200-29/48 5040-6843
			-		,
			·		
			·		
	·				

IMPORTANT

A front panel bandwidth and input sensitivity check should be performed when a defective IC on A9 has been replaced. Proper plug-in operation should be confirmed with 5354A (checks Channel A) and 5353A (checks Channel C Ratio). If IC U8 or U10 through U15 has been replaced and the input specifications are not met, do not attempt any adjustments. Substitute another IC in its place and repeat the performance test. A replacement IC that meets the performance tests does not indicate that the previous IC was faulty, only that its characteristics were not in accordance with the factory selected bias resistors. If the counter continues to fail the bandwidth or sensitivity test, the board should be returned to the factory. Send the A9 board to your nearest Hewlett-Packard Sales and Service Office listed at the back of this manual.

Simplified Flow Diagrams of A9 are contained in Figures 5-14 through 5-16.


NOTES

- REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED:
 RESISTANCE IN OHMS;
 CAPACITANCE IN PICOFARADS;
 INDUCTANCE IN MICROHENRIES
- 3. ASTERISK(*) INDICATES SELECTED COMPONENT, AVERAGE VALUES SHOWN
- 4. SUPPLY VOLTAGE IS SELECTED AT FACTORY.


REFERENCE DESIGNATIONS

Α9
C1-38
CR1-5
J1,2
L1,2
P1
Q1-18
R1-116
U1-15
Z 1

5345-0-27




i



	C	N19 U	24	
R1 R1	2 Q1 Q3 . 5 Q2 Q4	R5 C5 R11 C5 R13 R16	R67 ₂₂	2 2
R3 R2	0 2 09 05 9	R10 V R6- R7 R14 R17	15	15
R2 = R2 C12	3 Q6 10 Q11 Q10	R18 R33 CR6)22 	P1B
U5 R4	2 012 017	R34 R62	R43 C3 ^ -	7
		R66 CR5 R51 R58	R49 R50 C10	
	3R4 3R3 3R2 3R1	R52 R45 R55 R61 C15	• .	1
	<u>u.</u>		R36 C6 R39 R37	22
CR7		U18 01	R63 R22 R53 R66	22
			R65 R59	1 5
				P1A
	110	una de la companya de la companya de la companya de la companya de la companya de la companya de la companya d	R60	7
AS THE STATE OF TH		cits	######################################	ī

1. SEFERIC C ESCANDOS WITHIN THIS SEPERAL PART ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY AND ASSEMBLY ASSEMBLY AND CONTRACT IN CHARLENGE ASSEMBLY AND CONTRACT AND CONTR

5349-4-27 REFERENCE DESIGNATIONS
NO A10
PREFIX A10 CR1-12 CR1-1 P 01-28 C1-28 88



LOAD MS
REMOTE INHIBIT ARM
PLUG IN INHIBIT ARM

FIRST CYCLE ARM

FORCED ARM

PLUG IN ARM

SAMPLE RATE

SAMPLE RATE

SAMPLE RATE Q7,8

SAMPLE RATE ARM

FP PUSHBUTTON RESET

OISP POS +

GATE TIME RESET

TIME SCALER >

EXCESS GATE TIME U22B PLUG IN RESET

REMOTE RESET

POWER

RESET




Figure 7-9. A11 Scaler Assembly Partial Schematic

Table 7-10. Processor Flow Test Results

Delay Switch	ROM Address	Processor Operation	Comment
		NR=0, 7th nonzero digit	no
00039	601 400	Prepare to count 7th digit	yes
00040		DPLK=-17	no
00041	440	NR=0, 8th nonzero digit	no
00042	601	,	
00043	400	Prepare to count 8th digit	yes
00044	441	DPLK=-17 Period or TI	yes
00045	221		no
00046	451	Flag = H	yes
00047	051	Plug-in	no
00048	420	Events, Ratio and Start or Stop	no
00049	530	Period or TI	no
00050	341	Display Time Count	no
00051	201	Start or Stop	no
00052	071	N Data	no
00053	671	Divide Routine	
00054	030	Divide Routine	
00055	310	Divide Routine	
00056	460	Divide Routine	
00057	671	Divide Routine	
00058	031	Divide Routine	MSB = 1
00059	671	Divide Routine	
00060	030	Divide Routine	
00061	311	Divide Routine	
00062	460	Divide Routine	1st Remainder
00063	671	Divide Routine	·
00064	030	Divide Routine	<u>.</u>
00065	311	Divide Routine	
00066	460	Divide Routine	2nd Remainder
00067	671	Divide Routine	
00068	030	Divide Routine	
00069	311	Divide Routine	
00070	460	Divide Routine	3rd Remainder
00071	671	Divide Routine	[
00072	030	Divide Routine	
00073	311	Divide Routine	
00074	460	Divide Routine	4th Remainder
00075	671	Divide Routine	
00076	030	Divide Routine	
00077	311	Divide Routine	

Table 7-10. Processor Flow Test Results (Continued)

Delay Switch	ROM Address	Processor Operation	Comment
00078	460	Divide Routine	5th Remainder
00079	671	Divide Routine	
00080	030	Divide Routine	
00081	311	Divide Routine	
00082	460	Divide Routine	6th Remainder
00083	671	Divide Routine	
00084	030	Divide Routine	
00085	311	Divide Routine	
00086	460	Divide Routine	7th Remainder
00087	671	Divide Routine	
00088	030	Divide Routine	
00089	311	Divide Routine	
00090	461	End Divide Routine	
00091	121	FLAG=H, LOAD RESULT to QR	yes
00092	520	K Data	no
00093	551	Start and Stop	no
00094	541	Display Result	no
00095	440	States 440 through 441 are repeated for a	
00096	600	second time after the arithmetic routine. The purpose of the processor operations will vary	
00097	440	during these operations. Consult flow chart	
00098	600	theory 2A (440), if needed.	
00099	440		
00100	600		
00101	440		
00102	600		
00103	440		
00104	600		•
00105	440		
00106	600		
00107	440		
00108	600		
00109	440		
00110	600		
00111	440		
00112	601		
00113	400	·	
00114	440		
00115	601		
00116	400	▼	

Table 7-10. Processor Flow Test Results (Continued)

Delay Switch	ROM Address	Processor Operation	Comment
00117	440	Continued	
00118	601		
00119	400		
00120	440		
00121	601		
00122	400		
00123	440		
00124	601		
00125	400		
00126	440	·	
00127	601		
00128	400		
00129	440		
00130	601		
00131	400		
00132	440		
00133	601		
00134	400	*	
00135	441	End of Count digits	
00136	221	Period or TI	no
00137	450	FLAG = H	no
00138	561	Display Storage	no
00139	510	DC = 0	no
00140	500	Determine Auto Multiplier	!
00141	270	Determine Auto Multiplier	
00142	711	Determine Auto Multiplier	
00143	741	Determine Auto Multiplier	
00144	770	Determine Auto Multiplier	
00145	741	Determine Auto Multiplier	'
00146	770	Determine Auto Multiplier	
00147	741	Determine Auto Multiplier	
00148	770	Determine Auto Multiplier	
00149	740	Determine Auto Multiplier	
00150	500	Determine Auto Multiplier	
00151	270	Determine Auto Multiplier	
00152	710	-1> DPLR-DS>3	Mult. Selected
00153	640	Left justify result	
00154	651	Left justify result	1
00155	660	Left justify result	

Table 7-10. Processor Flow Test Results (Continued)

Delay Switch	ROM Address	Processor Operation	Comment
-			
00156 00157	640 651	Left justify result	
00157	660	Left justify result	
		Left justify result	
00159	640	Left justity result	
00160	651	Left justify result	1
00161	660	Left justify result	
00162	640	Left justify result	
00163	651	Left justify result	
00164	660	Left justify result	
00165	640	Left justify result	
00166	651	Left justify result	
00167	660	Left justify result	
00168	640	Left justify result	
00169	651	Left justify result	
00170	660	Left justify result	
00171	640	Left justify result	
00172	651	Left justify result	
00173	660	Left justify result	
00174	640	Left justify result	
00175	651	Left justify result	
00176	660	Left justify result	
00177	640	Left justify result	
00178	650	Left justify result	
00179	621	End of left justify	
00180	260	Auto Right justify	
00181	610	Auto Right justify	
00182	011	Auto Right justify	1
00183	621	Auto Right justify	
00184	260	Auto Right justify	
00185	610	Auto Right justify	
00186	011	Auto Right justify	
00187	621	Auto Right justify	
00188	260	Auto Right justify	
00189	610	Auto Right justify	
00190	011	Auto Right justify	
00191	621	Auto Right justify	
00192	260	Auto Right justify	
00193	610	Auto Right justify	
00194	011	Auto Right justify	

Table 7-10. Processor Flow Test Results (Continued)

		-10. Processor Flow Test Results (Continued)	
Delay Switch	ROM Address	Processor Operation	Comment
00195	621	Auto Right justify	·
00196	260	Auto Right justify	
00197	610	Auto Right justify	
00198	011	Auto Right justify	
00199	621	Auto Right justify	
00200	260	Auto Right justify	
00201	610	Auto Right justify	
00202	011	Auto Right justify	
00203	621	Auto Right justify	
00204	260	Auto Right justify	
00205	610	Auto Right justify	
00206	011	Auto Right justify	
00207	621	Auto Right justify	
00208	260	Auto Right justify	
00209	610	Auto Right justify	
00210	011	Auto Right justify	
00211	620	Auto Right justify	
00212	731	Serial Output	no
00213	571	End of Test	
			!
	1		
	1		
		·	
L		<u> </u>	

Table 7-11. Command Source Listing

		_	_	_					JIE		11		_	71111			_																				
		١		1			4			l		H		ŀ							-	-					11				_	m		. 1	_ <	2 2	ച
		5-UI0-6	١٣		-5	?	1-	1	- 1	-			- 1	-				4	L.	, _		71	1			- 1			- 1		A 15-U10-9	A 15-U10-1	A14-U23-2	~		7 7	17
COM	MAND	12	A15-U10-	-	A15-U15	=l‰	A 15-U35-		<u> </u>	داد	2	_	91		1			*	1 1	1.1	زامرا	A15-U25 A15-A12		سا2		A 15-B 10	기지	2	4 4	A 15-A 15	212	2	2	A 14-U23-	A 14-U23-	A 14-U23-	4-023
	URCE	Þ	Þ	A15-TP	اجا	₹ 5	خا∂	A15-89	A 15-8 18	A 15-86	A15-B	A15-B7	A 15-B I	A15-A12 A15-A22	A15-82	A15-A8	A15-A9	A15-U34	A 15-A9	A 15-U2	A 15-85	A 15-025	A15-A7	A 15-88	A15-A6	A 15-B 10	A15-A2	A15-A15	A15-A14	A 15-A 15	₹ ∃	<u>ار</u>	S	3	5 :	3 3	A14-U23
,	JONEL	2	2	2	ایا	A 15-A	مار	2	بالئ	2 2	ای	2	ای	취약	4	15	2	6	عام	٩١١	الما	210	4		. ای ا	ناخ	امار	ان	بای	الم	بالإ	مااہ	4	141	÷1.	+1+	141
		4	=		-	- 1	=	1=1	-1-	- 1	1-1	-	-1		=	=	1=1	- 1	-1-	-	-13	-1-	-1-	-1-	-	-1-	- -		-13	-1-	-11	: =	1-	-1	-1	-1-	J÷P
L		[⋖	ľ	[4	4	مام	14	۲	4	4	4	4	⋖	۷∣۷	1	4	4	4	4	1	 	٩	4	4	ا۲۱	۹	اما	۲	٠.	<	4	4	1	٧	۹.	4	A.
MS	88	o	0	0	0	10	11	П	1 0	1	0	0	ō	0 1	Īō	0	ī	T	10	ि	0	00	0 0	1	ΠŤ	111	11	0	010	o i	10	0	T		┰	1 1	\Box
	COMMAND	-		۲H	+	P		 ' 		7 P				Pi	۲	۲	Н	∺	- 6			P	1	++	 	++'	+	_		řľ	P		+-	∺	+	++	+++
POLSED		뚜	<u> </u>	Ш	\vdash	+	15	\vdash	7 7	1 1	1	\perp	-	<u> </u>	ــــ	\vdash	Ш	_	-15	₽.			_	┿	\vdash	-	4	_	7 1	_	1	15		\sqcup	-	-	₩
i	COMMANDS						1			!	1 1		- 1	1		1	1		- 1	1	l հա	ابد			[o				- 1	- 1	-				- 1		1 1
i				١.١			1			7	[]	l l		1					- 1	1		UKAGE			3	ž.			- 1	UNU	⊋		1		- 1	ı	
1	1			 	S	- 1	1	S.	10	ī.				i		1	1	l i		1	1 16	≩		1	1	^			- 1	ú	ונ		i		- 1		1
				SNT N	ر	-	1	W	7	١.	i I	!	i	-		1		l li	Z	1	i iš	ା -		L_	الحال	∵ I		J.		١.	1	1	1_	_	_1.	_ _	
1	\	١.		۱۲۱	ωl	ı	1	14	ة الحا	۲'n-	×	h	÷Ι	100	1	l		l Ir	٦	1	1 16	교		S	<u>"اتاا</u>	<u>۲</u>		31	- 1	ΙZ	Z		1-	-	-1	-1-	1-1
			l., i		띯	- [1	ರ	J 5	211:	티티	3	1,		⋖	ω	니		디	ΙН.	יו כאו		40	BUS	ا با	م ¤	ا ۱۵	ರ	~ P	ج اج	2∥¦	1+	l±	±	±I:	±l±	l±1
[ız	4	انا	킯	100	د ا	1 4	11/3	ŀilŧ	ľ	1	DPLR.	OR CLK	z	S	zl	0S - −0C	ਡੀ₹	FLAGA-		د در در	$ z _{z}$	۳			z	z	1		1 P	.∥∳	E	÷	Ξ	ŧ	1
1		NO.	ė	Ę	آ آ	PC +	占	DISP	OPLK Selection	OPLX.	OPL.R	OPLR	ثا	♥ !5	꿃	W	2	1 1	10	إن	LOAD	NR CL	N Z	PROC		ᆲ	E E				112	<u> </u>	1				
LETTER		+	₩		2		ی ا	121	2110		III.	냆	<u>حالة</u>	2 2	0		ايرا	S	EX L	15		5 2		-∥2				æ	3	S I	2 2	SICK	SVI	SV2	SV3	SV5	SV6
CODES	ADDRESSES	1 *	ł.	-	-13	۵ ۵	12		عارةا	ᅙᆙᅙ	<u> </u>	ااحا	ᆒ	5 5	8	S,	ä		iii ju	L		Ž Ž	EN S				8	g.	o k	٥١٥	ž lu	S	S	S	S	N N	10
							+.	 			1	-		_	+	 . 	 			-			-	٠.					 .	 .	+.	+	+	 . 	 .		1
SHT 3P	ØØØ	_	H	Н	<u> </u>	_	1	느	HIH		H	_	\rightarrow	H H	H	느	-	H	н н	H	-	H H	LP			H P	_	\rightarrow	\rightarrow	ΗL	_ H	-	Н	┅	H	<u> </u>	H
RESET	ØØI	н	н	H	L	4 H	L	H	니타	1 Н	¦Η	H I	Lij	H ; H	L	H	H	L	H L	H	HH	H L	L P	۱Н	H	ΗļL	. H	н	H I	H Đ	4 H	ι Н	L	L	Ηļ	LIL	L
SHT 288	ØIØ	Η	Τ	$\overline{}$	н	4	li.	L	HF	L	H	_	H I	H	L	1		_	нН	Н	_	H	L		н	Ti	_	Н		HI		Н	Н	Н	7	L H	IL
		٣	_	-	-	-+-	1-	 - 			-				Ψ.	╁═┤		_	_	10	-	_	_			- -	_	₩	\rightarrow	_	_	-	-	H	; +	_	
SHT 288	Øii	H	Η	L	HI	116	16	L	L F	<u> </u>	Н		нП	HIL	Н	止	L		<u> </u>	IH.	H	HH	L	_	н	L I	1	Ħ	H	<u> </u>	1 H	$\overline{}$	Н	M	L	LH	+-+
SHT 3B	ø2ø	I	Ξ	н	LI	HIL	L	LT	L		H	L	H I	H H	IL		Н	LTi	HL	H	lΗŢ	H H	LP	١ĮĹ	н	LIL	. H	Н	н	HL	_ H	HΗ	14	ΙLΤ	LT	HH	Н
SHT 3B	Ø21	н	_	н	71.	1	li.	li t	-	IL	\rightarrow			H H	H	Н	H	-	ΗН	1	н	H H	7 1	Ti	1		_	П	_	ΗL	Н	_	11	1	_	НН	_
		_	_	븬	-	+-	+-	 	_	-	۲	_	$\overline{}$	_	-	_	۳		_	+-	111		- 1	+-	1-1		_	۲	_	_		_	+	اج ا			
SHT 3D	ø3ø		Н	Н	<u> </u>	1 L	14	L	HIL		L	\rightarrow	-	<u>н</u>	H	H	ഥ	_	н н	ᄪ	<u> </u>	H M	п	16	н	<u> </u>	\rightarrow	L	_	ΗĮL	- [٢	-	-	ш	н	ᄔ	H
SHT 3D	Ø31	Ξ	н	LĪ	ΗI	4 L	L	ĮLΤ	HF	i¦H	Н	T	H	HL	L		LĪ	LI	ΗН	H	нΠ	HIL	L	IL	нΙ	LIL	. H	L	H	LIL	_ H	ijΗ	H	H	LΠ	Н	H
SHT 4J	Ø4Ø	Н	ᆔ	7	н	411	1		_	L	-	$\overline{}$		H·L	1	П	П	1 1	∟Н	н	н	HIL	LF	_	н	1	. н	\sqcap	_	HL	_ H	-	I	П	_	HL	1
		_	H	-		- -	1-	$\overline{}$	\rightarrow		-				1	1	۲	-1	-+-	+	H	- 1	_	-		-+-	_	-	\rightarrow	_	_	_	+-	ا:.ا	-	_	+ -
SHT 4J	Ø41	Η	н	L	HI	1 L	H	-	HIF	<u> 1</u> L	Н		<u> </u>		ᄔ	ᄔ	ш	L	ᄔ	1	щ	416	L	+	\rightarrow	비	. H	Ш	\rightarrow	ΗL	_ H	-	Н	M	Ħ	нн	+=+
SHT 2F	Ø5Ø	H	н	н	L	4 L	L	L	HH	(L	Н	_ []	нΙ	H i H	L	H	L	Lli	н н]H	H	H H	L	IJL	н	LL	. L	H	ΗĮI	ΗĮL	_ H	IJН	H	[H]	LI	HIH	<u> H </u>
SHT 2F	Ø51	Ŧ	н	н	L	41	1	1	HF	1	н		ΗΙ	H H	н		н	1	нн	H	н	H	LIF	ı lı	н	L	1 H	H	н	ΗL	_ H	11	H		1	LH	ш
		_	$\overline{}$	_		- او	1	-	_		\rightarrow		_	_	+-	╁╌┤	۳	-	1.	1,	_	. 	-		-	-+-	_	Ť	$\overline{}$		_	_	1,	17	- 1		+-+
SHT 4H	ø6ø	н	Н	니	HII	1	16	Ŀ	HF		-	_	_	<u>H L</u>	ᄔ	ᄔ	ഥ	4	니버	ഥ	H	7 L	<u>L</u> F	_	н	- -	. Н	닏	_	HIL	<u>.</u> H	-	14	1	-	<u> </u>	_
SHT 4H	Ø61	н	н	LĪ	H	4 L	L	LΪ	H F	IL	Н	н	н	HIL	IL		ĮιΊ	LĪ	LIL	H	H	H L	LP	IН	н	LIL	. Н	L	ΗI	H L	- TH	ijĤ	IL	[L]	Lſ	HL	L
SHT 3A	Ø7Ø	_	Н	7	н	417	T	-	ΗН		н	_	ніі	$\overline{}$	Ť	П	ı, İ	7	ΗН	Н	-	HL	L		Н	ı Ti	. н	П	н	راي	H	_	I	П		LH	
		$\overline{}$	_		:+:	41-	۲.	-	-	-		_	-	_	١ <u>-</u>	-	اج	-	_	10	_		_	_	$\overline{}$	+	+"	늰	-	=+:	_	_	1:-	+:	-	$\overline{}$	$\overline{}$
SHT 3A	Ø7 t	-	н	H	나 []	4 L	ĮL	-	HF	_	Н	_	H		ᄔ	М	L	L	н н	TH.	H	<u> </u>	LH	46	н	<u>- 11</u>	-45	m	_	ΗL	<u>- +</u>	-	Н	14	-1	нн	
SHT 3K	IØØ	H	H	LĪ	H	1 L	L	ΙLŤ	HH	ıН	Н	Ti	HI	HIL	IL	미미	ĮΙĪ	H	H H	H	H	HIL	LF	IL	н	ا ال	. Н	LĪ	нΙ	НЦ	_ H	H	H	ĮĻĪ	LI	ΗТΗ	[H[
SHT IA	101	Н	Н	ᆔ	, †	11,	ī		HH	_	-	$\overline{}$	нП	_	1	П	اترا	-	нн	lu.	${}$	Н	H F	IН	$\overline{}$	HIP	_				н	ı İı	Н	ы	М	10	أنزا
		-	_	듸	- '	٠۴	15	-	_	_		-			ᄔ	屵	ᄪ		-	+		- 17	71	-	-	_	_	띡	-	-	-	+-	17	H	:-	- 71	₩
SHT 4F	110	Η	Н	니	L	1 L	L	L	HIF	IН	Н	!		HIL	<u>L</u>	L	ഥ	L	L H	H	н	HIL	H	. Н	НΙ	H L	. H	니	<u> </u>	<u> </u>	- 15	ЦΗ	L	H	H	ИL	IH!
SHT 4F	111	Н	н	н	HI	1 L	L	LI	LH	I H	L	L	нП	H	IL	Н		LI	LH	Н	н	HIL	L	Н	Н	HIL	. H	LΠ	нП	ΗĮ	- 1+	ıН	L	H	H	HL	H
SHT 3G	12Ø	Н		ᆎ	1	417	ī	ñ	HH	_	1	$\overline{}$	нП	_	u	Н	ū	71	нн	u	 	H	<u>.</u>	11	Н	L	_	H	$\overline{}$	HL	1	11	H	1	7	MI.	н
		_	n	디	-1	ᄔ	1-1	-	-	-	-	-	-	_	Ļ.	느		-		17	177	$\overline{}$	7	44	-	-	\rightarrow	ᄪ	_	_	-15	+	-	1-1	-	-11-	+ +
SHT 3G	121	н	H	н	<u>L</u>	1 L	Н	L	ΗН	H	Н	ال	ΗįI	H	LL	L	Н	ال	<u>н н</u>	L	н	<u> </u>	LIP	IJL	н	<u> </u>	<u>. H</u>	H	ΗĮI	HIL	<u>- </u>	ΙН	Н	ഥ	H	LH	111
SHT 3N	13Ø	н	н	н		4 L	П	L	нн	-	_	_	-	H H	IL	H		L	нн	Н	H	H	HL	L	н	ιTi	H			HL	Ti	. Н	Н		L	нн	Н
		H	끍	_	_	: 	1	_	_	_	н	_	_	117	-	Н	۳	, H	<u> </u>	10	_	. 	_	-	-	٦,	Н	H	_	ΗL		_	1	ΙŦ	7	- 17	111
SHT 3N	131	$\overline{}$	듸	\rightarrow	HII	44	ᄔ	$\overline{}$	НН		_	\rightarrow	HII	_	느	느	屵	'اب	47	45	쁘	11-	<u> </u>	_	н	-15		屵		_		-	1-	1		- -	╁┼
SHT 4E	140	Н	Н	니	HI	<u> 1 L</u>	L	L	н	ıН	H		H	H į L	L		L	L	ᄓ	н	H	<u> </u>	H	IН	н	H L	<u>. H</u>	Ŀ	<u> </u>	H [L	<u> </u>	<u> </u>	<u> 1</u> L	닏	H	HL	<u> L </u>
SHT 4E	141	Н	н	LĪ	H	1 [L	L	ΗН	ΙН	H	Ti	н	HIL	IL		L	LI	LH	Н	H	H L	HH	ΙН	н	ΗL	, H	ارآ	HI	нΙι	٦H	ı H	IL		H	LL	H
		_	-	ᆲ	-	- -	ι-	-	-		-	_	_	HH	H	H	ũ	7	нН	1	-	_		1	•	-	1 H	-		HI	H	-	1	Н	1	LH	+-
SHT IH	15Ø	_	н	디	_ !		느	1	<u> </u>	<u>. H</u>	$\overline{}$	\rightarrow	_		100		Н	-+	-	μ-	븨	HH		45	-	٠,,	_	-			-+-	+=	4-				_
SHT IH	151	H	н	H	L	<u> </u>	L	L	ΗН		н	_ []	H	<u> </u>	Н	L.	н		HL	ΤH	H	H H	L	<u> </u>	н	<u> </u>	1 H	Ξ	<u> </u>	<u> </u>	<u>. </u>	<u> 1 L</u>	1	Н	н	НН	<u>IL</u>
SHT 4D	16Ø	Н	н	П	H	11	Г	L	ΗН	н	H	Ti	н	H L	İL	Т	П	1 1	LТн	Тн	HI	ΗL	HH	Пн	н	ΗL	Н	L	ΗП	ΗL	٦H	ıТн	TL	IL	н	нн	ΠLI
		_	-	\rightarrow		11-	1	-	_	_	_			_	ī		-	-	- -	ш			$\overline{}$	l u	-	-	_	-	-	-	H	_	1	1	4	41	L
SHT 4D	161	\rightarrow	н	_	H	1	1	_	H H	_	_	_	_	→ L	ᆫ	1	١	- 1	<u>- -</u>	Г.	7	-	HIP	IJН	7	HIL	_ H	ㅂ	_	ΗĮĮ	-	-	1	1	-	<u> </u>	-
SHT IL	17Ø	н	H	н	L. P	1 L	L	L	н н		H	- 1	нΙ	H H	Н	H	н	L	ᅥᆫ	Н	н	H	L L	L	L	니반	1]H	_	ΗП	ΗĮŁ	<u>- 1</u> H	<u> </u>	Н	ĮL.	J	HIL	<u> </u>
SHT IL	171	н	н		H	11	×	L	нн	ılL	L	LII	ΗТ	HL	L.		L	ьli	нТн	Н	н	H	L	IL	H	ΗL	. H	ш	нП	HIL	٦H	H	H	L	H	LH	ΠET
		Н	ш	-		+-	н	-	нн	_	L	_	н	1 -	17	1	ī	7	нн	ш		1	ũ	$\overline{}$	ш	1	. H		_	HL	_ H	_	+	1	_	нн	\rightarrow
SHT 2K	2ØØ	_	_	-	HI	11-	-	\rightarrow	_	-	_	_	_	7 -	ᄔ	-	-	-	-	т.	푀	٦,	_		7	- -	_	-	-	_	_	_	_	느	-	_	\rightarrow
SHT 2K	2Ø1	H.	H	L	HIP	11	L	_	н н	!} L	H	!	Ηį	<u> </u>	IL.	L	L	LU	H	Η	Ι	4 L	L	<u> </u>	Н	<u>L L</u>	. H	니니	<u> </u>	ΗĮĮ	_ H	<u> </u>	L		L	нн	H
SHT ID	210	н	L	н	LB	4 L	Г	LI	нн	Н	H	- 1	H	4 H	L	I	X	LI	H	L	H	H	H	I L	Н	ΗŢL	. H	н	HI	нЦ	_ H	١Н	H	Н	H	LIL	LL
	211	н	-	н	L	1	ī	+	нн	_	Н	-	нП	3 1 14	u	Н	-		нн	1	_	н н	H	_	-	HI	_		_	нЦ	JF	-+-	+	i i	-	HL	н
			-	_		+-	اجا	_						150		۳	۳	-+	-	+		$\overline{}$			_	Ψ,	_	H	-	_	_	_	-	۳	_		
SHT 2D	22Ø	Н	L	L	HI	1	Н	L	<u> </u>	IJН	Н		<u> </u>	7 L	L	L	니	H	<u> </u>	Н	H	H L	L	11	Н	<u> </u>	. Н	ഥ	Ηļ	ΗĮ	_ Ի	-	H	1	_	<u> </u>	H
SHT 2D	221	н	U	LΤ	HI	1 L	П	ιT	нн	IН	Н	Ti	ΗП	4 L	L		L	H	нн	H	HI	HL	LI	1 L	н	LIL	. Н	ΙLĪ	н	нЦ	LH	ΠН	H		LĪ	HL	H
SHT IK	23Ø	Н	71	\rightarrow	H	41-	Ī	\rightarrow	нн	- -	$\overline{}$		нП		L	L	Н		нн	Н	_	H	_	_	Н	H I	H		_	_		I H		L	H		IH
																-	۲																				
SHT IK	231					<u> </u>			<u> </u>			<u> </u>	411	1 L	ļL.	L						4 H							ΗП								I H
SHT 2M	24Ø	н	L	H	HI	4 L		L	HΗ	L	н	- [i	Ηļ	4¦L	1L		LĨ	LI	н∣н	H	ΗÜ	ΗL	LIP	H	Ηſ	ΗĮĮ	. [H]	H	HI	ΗĮ	н	∐н	H	ᄔ	H	H H	ĮΗ
SHT 2M	241											L	щt	411	1	ī	П	т,	4 1	H	н	H	H	(I	нΙ	Ti.	H		н	н	H	H	T	Н		HIL	TT
																						4 L															
SHT 3J	25ø	Н	L	니	n i	11	닏	니	LH	ЦH	Н	- [1	411	- H	1	М	Н	<u> </u>	- H	ᄪ	ш	ᇻ느	<u>- 1</u> 1	<u> 14 L</u>	нI	<u> </u>	-15	닏	믜	<u> </u>	- -	14	1	ᄔ		<u> </u>	뿌
SHT 3J	251	н	L	L	HĪ	1 L	Ll	Lſ	нін	ЦH	L	ΗÍ	ΗļĪ	4 L	1L		LI	L	нјн	Н	HI	H	HI	1 L	[H]	ΗĮL	<u>. [</u> H]	ᄔ	<u>H</u> I	Ηļι	LJ۲	ЦΗ	ЦL	ഥ	М	LL	<u>LL</u>
SHT 2Z	26Ø	ᆔ	7	LT	н	411	П		HIL	1	П	нh	нt	41	li			ī	HH	н	нI	H		1 L	н	L	Н	H	н	нΠ	ĺΈ	ıН	н	н	U	LIL	H
	200	::1	=1	=+		: - -	٠	-	+	+-	۲	-+	+	+	-	17	۲	-+	+'	+:-	 	-1-	Ξ+:	;;=	1	-+:	4	H	 '		<u> </u>	.	+::	H	H	. .	
SHT 2Z												<u>- </u>	٠ [١	11년	Н	L	L	L	<u>-1 Н</u>	ļΗ	H	H L	-11	<u> 4 L</u>	п	<u>- 1°</u>	117	닖	71	<u>-11</u>	41,	ᄪ	П	ш	ᄔ	- 1	44
SHT 2R	27Ø	нΤ	L	LĪ	HIF	1 [L	ΗН	ΙН	н	ļ į	Ηļī	HIL	L		LĪ	Lli	нΙн	[H	нΙ	HL	LI	1 L	ΗÍ	HIL	. JH	ΙLΙ	H [1	нЦ	L H	ŀН	H	H	ΙН	L L	_HI
SHT 2R	271								нн													H															
U(1) & \		**	=	01	··+'	4-	H	-		47		-+'	+	-1-													+			4	- 1,	Ή,	+-	+**	1		+**
	3øø	┙			\perp	1	Ш			1	Ц		1		S	L		_[_[E S	_		O T	4۔		Ε	וט	4	Ш	_	_	4	+	\perp	ш	\sqcup	-	╨
	3Ø!	T	T	Τ	Γ	1	ıΤ	T	1	1	T			1	L	LΊ	"	_ [_ _			н	լ 1՝	"	Lſ	_[LΙ	_ ľ	J	⅃	1	1	L	Ll		┷
SHT 3E	3 I Ø	ᆔ	ᆔ	į l	H L	4	1	1	нн	ili.	H	1	нΤ	111	1	П	П	1 1	ΗГ	н	HТ	H L		(L	н	L	4 H	П	н	нΙі	1	1 L	H			НН	ПП
												+:	Η.	- -	٦.	۲	Н	, H		1::	;; ;	-11:	- 	d-	1.1	: :	+:-	H	-	<u></u>	~ 	1	1	1	H		iiil
SHT 3E		н	пļ	Ηļ	n į t	Ψ.	<u></u>	ᆈ	н н	4	피	!'	الت	ᅶ								ΗL					- 르	닏	-1	ᅋ	- 4-	<u> </u>	44	ᄔ	14	7	4=4
	32Ø	T	I	Т	- []	1	ļ Ī	- [1		- [- [S	Τ.	Α.	T	E S		N.	ΣТ	į, į	J,S	E	D	1	Ll	_1	_	_1.	1	L	L	LJ		┸
	321	-	+	+	+	\top	М	\dashv	\neg	1		+	+	+-	Ť	П	ü	7	+-	1	Ī			14	1	7			\dashv	\neg	\top	T	T	П	П	\neg	1
				+	٠.	. -	⊣	+		+-	-	+	+	+	<u> </u>	. 			. +-	+			٠,		 	. -	1.0	H		 .	٠.	+-	+-	1	 	, 1.	انباه
SHT IG		_	_	_	_	_	_	_	н н	_	_											H L															
SHT IG	331	нΤ	нΤ	LŢ	H	t L	i L	LT	н	IН	н	- 17	нŪ	+ H	Н		H	HI	LH	L	HI	H	LI	IL	ΗŪ	H I	H	L	H	HIL	LJF	ЦΗ	H	[H]	H	니니	լլլ
SHT 2J									LH													H L															
SHT 2J	341	н	H	니	H	1 L	L	L	L, H	IJΗ,	Н		<u> </u>	L L	L	L	L					HL														<u> </u>	
SHT 4G		н	н	L	HIL	l I	H	L	нн	IL		L	ΗF	il:	L				LIH	H	нП	H L	LI	ŧН	н	ĹΠ	H	П	н	ΗĪ	LTF	ıΉ	ΙĪĒ	IL.		HĪĤ	1 L
																				 ``	1	H L	<u></u>	10		: ان	100	Ŧ	ш	u i	1	1 5	1-	tī.	u	<u>., .,</u>	17
SHT 4G									н н					1 L					L H																		
SHT IJ	36Ø	нΤ	нΤ	нΤ	HĪ	1 L	ΙŪ	H	L H	H	LĪ	нΤ	нΤ	4 H	L	H	ΙŪ	LTI	н н	Н	нΙ	HL	LI	i L	нΤ	H L	H	H	H	HI	LIF	ЦĤ	IJĽ	H	[H]	HH	
SHT IJ									нн													HL															
												-+	+-	+-	۳	붜	논	-1	117	10				+=		-+-	+:-	H	-+		-+-	+-	+	1	1	::::	+=+
SHT 4C									н н				H)	<u> </u>	L	_	니	L	니버	TH.	H	H L	HI	ıļн	н	HIL	<u> </u>	닏	н	HIL	-11	<u>1 H</u>	44	M	M	n H	14
SHT 4C	371	H	H	LΠ	HIP	IL	H	ūΤ	нН	Н	н	Ti	4 1	٦ĪL	L	L	ū	ιTi	LH	H	н	HL	HIF	H	н	ΗIL	. H		нΠ	ΗĪ	LF	Η	IJĹ	L	H	HH	IJLĪ
NOTE:	- - '	1	(- 1'	-10	-	٠				اث				_	ىت	لت		-21.									لت						_		53	45-0
1016.																																					

NOTE: * NORMALLY H, L WITH 'N' DATA ROUTINE. BLANK LOCATIONS= DON'T CARE STATES

BOLD LETTERS = ACTIVE STATES

Table 7-12. Command Source Listing

										45	16	, -	12		•	/ 111		ıaı		٠.		ırc		-13		.2															
		Γ						4	-	Т	Т	Г				Т	Τ	T		П	T	Т	TE	П		Т	Т	Τ		T	1	1			5			وان	2 2	4 K	: [
		5-010-6	-3	_	5-5		5-2	A 15-U35-14						اما	مار	J.	_	1	4-1		3	-	5-1	2	١	0		10	6	-	اي	4 4	ماد	A 15-U10-9	A15-U10-13	100	-	A 14-U23-5	A 14-U23-10	, h	,
	MAND URCE	5	5-U10-	5-TP	5-015-	5-A I	5-035	2	68	A 15-618	5-86	A 15-8 15	18	6	<u>- ا</u>	A 15-R2	A 15-A8	A15-A9	A 15-U34	A 15-A9	A 15-U2-	A 15-U2	A 15-U25	A15-A12	A15-A7	A 15-8 10	A15-88	A 14-A 12	A 15-8 10	A15-A2	15-A 15			티크	5	A14-U23	A 14-U23	5 5	٤١٥	۽اڌ	A15-A10
30	OKCE		5-		5-	5-		5	راغ	9-0	5 6	5	A15-B7	A 15-B	A 15-A	با ام	٤	2 2	5	5	5	5 3	2 2	2	5	اغ	2	4	5	5	2	A 15-A		2 2	2	4	<u> </u>	<u> </u>	4 3	1 4	[호]
		=	4	¥	₹	₹	⋖	⋖	₹	4	4	4	⋖	<	⋖ .	- 1	ı.	1	4	<	۷	⋖ •	<	1			⋖ •	₹ ₹	4							\perp	<	٧	< -	٩	
	SB	0	0	0	0	١	0	ł	1	I C	_	0	0		_	ı	0) [1		0 0		0	0	0	1	1	I	Ξ		0 0		0			1	4	4	1 1	0
PULSED	COMMAND	Р	Р	L	_		Р	P	4	PF	P	P	L	Р	P	4	4	\downarrow	├-	Н	Ρ	PF	P	⊢	Н	-		╀	┝	\vdash	4	P F	-	Р	Р	\vdash	+	-+	+	+	₩
	COMMANDS									ļ.								-			Ì		S.	1				Š		Ιİ			9	2	l		-		ł		11
				=	3			-	E.	٩	:								l			-	STORAGE					[Н			ON	1			.				
			1	CNI	1			- 1		ة احد	-1	عرا		,_	- 1	Z L			ł	2		1	ST	Z			کر از	2 6			닔		7		İ.	=	귀	= :	= =	-1-	-
			4	SE	LSE			- 1	리		1	S.	В	L			4	٥١٥	یا	9	Ţ۱	T	€ *	×	4	9	ᇑ	EN A/P	8	2	2	1	F P P	2 1	I	1+1	<u>+</u>	ŧ	±		퓌
		NO ▼	1 0₽	PULSE	15 PUL		DC-+-Ø	םכ כרג	اي		OPLK*	œ	æ	OPLR	1					и ,	FLAG +	FLAGAL	A OAD	ರ	Z.	3		تا 🕏	Z	ä		<u>*</u> ا	UMC CLK	SIGNA	ż			- 1	- 1	- 1	1001
LETTER	אסססספפרא	*	*		2	ADD	ò	2	OISP	DPLK 50 V		OPLR	DPLR	P	8	ž 2	5 2	5 8	os	EXT	교			£	뚲	£	œ ;	2 8	8	æ	ĕ	3	N I	SIS	SIGN	SVI	SV2	SV3	SV4	SVE	<u>ا</u> تا د
SHT 2C	ADDRESSES\	H	н		н	_		н		н	_	_	┝	-	н	+	1	╁	Н	-	Н	H	1 H	-	L	н	L	1 L	L	н	ᅥ	н		. н	Н	H			HIL	. 1	. 1+1
SHT 2C	401	Н	Н	t	•	_	L	ï		нь			T	н	H		t	Ē	L	Н	_		1 H	-	Ĺ		Ī,	1 L	L	Н		HI	LIL	. Н	Н	Н	L	L	нΙ	. L	. Н
SHT 2Q	410	н	н	L	H	Н	L	L	Ļ	нΓ		H		Н	н	LL	Ī	L	Н	H	н	H	1 H	Н	H	H	L	īL	L	Н		_	ΗL	. Н	_	Н	H	-	H	١.	. Н
SHT 2Q	411	Н	Ι	Н	H	H	Γ	L		H		-		H	H	LL	_ L	<u> </u>	Н	H	Н	Н	니브	Н	Н	Н	_	1 _	L	H			HL	<u> </u>		_	H	_	H	_	H
SHT 2G	420	Н	Н	-	L	H	L	느	-	H F	_	-	\vdash	\rightarrow	_	H	1	\rightarrow	11-	H	븬		1 1	-	H	L		1 H	+-	버	_	_	H L	. H				H	H	<u> </u>	++
SHT 2G	42 l 43Ø	H	끈	H	<u> </u>	H	1	누	_	H F	-	_	+	描	-	H L	#	_	4-	H	H	H F	11	+	뉴	H	_	1 H	-	H	_		HL	- 17		1	Ì	H	_	H 1	ᇿ
SHT 3M	439	Н	H	Н	1	H	÷	는			l H	-	+	Н	_	HL	 	ᄩ	냔	H	Н		i H	-	H	ī	-	4 H	_	H	리	_	ΗL	. H		ĮĒ	_	H	_	H	\rightarrow
SHT 2A	44Ø	Н	H	Н	H	Н	L	L	-	L	_	Н		н	н	di	Ţi	<u>.</u>	L	H	н	_	4 H		L	Н	-	4 L	L	H	H	ΗΙ	ΗL	. Н	Н	H	H	L	L	_ [. •
SHT 2A	441	Н	Н	L	Н	Н	L	L	\rightarrow	н	ιН	Н		\rightarrow	н	L	. IL	L	L	Н	Н		1 H	L	L	H	_	4 L	Ŀ	Н	L		H L	. H			H	니		H L	11
SHT 2E	450	Н	Н	L	H	-	-	L	$\overline{}$	Н	_	_	L	H	Ηĺ	LĮL	1	- -	L	ļΗ	Ι:	_	1 H	ĮL.	L	H	_	H	1	H	늰		ᄖ	- H		+	붜	۳	비	HL	1 -
SHT 2E	451	н	H	느	H		H	-	-	H	_	+	╁	H	비	<u> </u>	4	- -	부	끈	Ľ	H	4 H	-	는	H	_		н	H	H	-	H L	- T	-	Н	H	1	H	H	_
SHT 3F	46Ø	H	H	H	H	H	H	-	뉘	L I		H	+	Н		<u>- L</u>	1	1	L	H	I J	_	1 1	-	ᆫ	H	$\overline{}$	H H	_	Н	끱	$\overline{}$	HIL	1	_	_		H	\rightarrow	H	.†+
SHT 3L	470	Н	Н	t	H	+	Ŀ	t	_	_	i H	-	†	+	Н	ĹΪ	<u>. i</u>	. L	H	Н	н	_	i F	<u> </u>	Ĺ	Н	_	HL	Ĺ	Н	L		нι	Н	_	_	H	L	Н	_	11
SHT 3L	471	н	Н	Н	L	Н	L	L	L	н	ŧН	Н		н	н	НЬ	Ī	. Н	Н	Н	Η	L	ا ۱	Н	L	L		ΗL	Н	H	L		НΙ	_ H	_	-	L	L	_		H L
SHT. 2P	5øø	Н	Н	L	Н	H	L	L	-	_	L	Н		Н	н	LL	-44	-15	L	н	н	_	4	_	L	H		HL	1	H	L	_	HI	- -	-	_	H	닏	븨	_	HH
SHT 2P	5Ø1	H	Н	上	H	H	L	L	-	$\overline{}$	11	-	-	H	H	<u> </u>	- 1	- -	1	H	Н	${}$	4 +	_	١.	H		HL	<u> L</u>	H	۲	\rightarrow	H I	- =			누	뉘	늰	<u>- '</u>	H
SHT 2N	51Ø	Н	H	뷰	H	H	L	L	\rightarrow	HI	1 1	-	╀	H	H	HI	- -		늡	H	H	1	H F	-	H	Н	_	H F	_	-	H	_		H	i H	-	1	H	늰		1
SHT 2N SHT 3H	511 52Ø	뉴	뉴	H	는	н	H	-	_		1 1	-	+	Ī	Н	H	1	1 1	Н	_	н	_	H F	_	-	Ü		HIF	ilL	Ħ	L	-	HI	L			ī	Н	H	ī	HL
SHT 3H	521	Н	Н	Н	ī	Н	L	ī	_	HI	H	_	T	Н	н	H	1 1	нн	+	Н	н	-	нF	-	+	Н	L	L L	H	Н	Ŀ	Ι	ΗΙ	HF	ı H	Н	L	L.	Н	H	HL
SHT 2H	53Ø	Н	Н	Н	L	Н	L	L	L	н	L	Н		Н		H	1	. Н	L	Н	Н	н	HF	ΠH	L	Г		H	_	1	_	н	н	L	į L	<u>. L</u>	H	H	Н	L I	- -
SHT 2H	531	Н	Н	+	H	-	L	L	-	<u> </u>	-	_		Н	н	LΙ	<u>. </u>	_ _	Ļ	H	Н	-	H	4	<u> </u>	H	Ť	ΗН	(H	+-	٤		H	ᆣ	_	<u> </u>	H	H	H	닉	+-
SHT 3R	54Ø	H	-	H	H	-	L	L	H		<u> </u>	<u> </u>	-	ΙI	빕	H	-4	비느	+	H	쁜	H	H H	-+-	뷰	H	_	H L	뱎	H	۱÷	-	H	<u> </u>	-	-	누	-	H		+
SHT 3R SHT 3Q	54 l 55ø	H	+	뉴	H	+	+	1	H	HI	1 -			Н	н	- 1	- '	- 1	냔	Н	Н	\rightarrow	H	-	냔	Н		HF	ili	н	ī	н	L		-	-	L	H	H	L	HL
SHT 3Q	551	H	+	H		Н	L	L	ì	_	1 6	-	-	Н	\rightarrow	н	HI	HL	Ī	Н	Н		нь		L	H	_	LF	H	н	H	L	н	LF	-	-	L	Н	H	L	
SHT ZL	56Ø	Н	н	Н	L	Н	L	L	L	нΙ	.	Н	L	L	Н	н	ΗΙ	Н	L	Н	H	H	ΗН		H	L	_	L	. Н		L	-	-	7	_	<u> </u>	H	L	Ŧ	L	<u>.</u> L
SHT 2L	561	Н		L	H	+	L	L	-	_	1 1	. [H		н	H	L	- 11	<u> </u>	4	Н	L		H		<u> </u>	H		<u> </u>	_	H	Ļ		н		1 -	_	1	H	H		H +
SHT IC	57Ø	H	+-	-	+	H	Н	L.	-	_	<u> </u>	<u> </u>		H	뉘	-	4		4	H	분	-	H F		1	H		<u> </u>	. M	H	H		H	L F	-	-	H	H	뉴	_	" •
SHT (C SHT 2B	57 L 6ØØ	H	+	H	H	범	1	H	H		∤ L 1 F	H		Н	H	H	- '		H	_	Н	-	H	_	냔	H	_	H L	1	H	Ľ	++	H	H	11	_	t	Ë	H		. •
SHT 2B	6Ø I	H	-	냔	н	н	t	ī	ī	\rightarrow	i i	-	-	н	H	i i	H	lli	H	H	Н		н	-	Ī	Н	-	нι	·L	L	L		н	L	1 +	1 H	L	L	L	L	<u>. *</u>
SHT 2AA	61Ø	Н	+-	-	H		-	Н	L	_	4 L	-	-	н	н	L	_	LL	Ĺ	Н	Н	н	ΗН	1 L	L	Н	L	нι	. L	Н	L	-	н	L	1	1 L	L	L	L		HН
SHT 2AA	611	Н	•		H	H	H	L	-		1		-	н	н	Ш	-4	나	<u>. L</u>	Н	Н	Н	HI		L	H		HL	1	H	느		븨	片	-	_	닏	닏	닏	-	HH
SHT 2Y	62Ø	Н	-	_	L	Н	L	L	-		11			H	_	Н		LH	1 1	11 !!	H	-	<u> </u>	<u> </u>		H		H	<u> </u>	H	H	-		H !	_	1 1 1	H		ᇤ	H	Н Н
SHT 2Y	621	븬	+	H			-	는			1 L	. H		H	H	Н	-	HL	+	H	H		_	<u> </u>	-	H		Hi	1	_	H		H			1 1	+-	-	Ü		HH
SHT 4A	630	H	H			Н				H				Н	н	L	LĪ	LIL	<u> </u>	Н	Н	니	н	٦L	H	Н	н	н	11	Н	ī	Н	н	L	4 1	√ H	H	Н	L	н	LL
SHT 2T	64Ø	Н	Н	Н	Н	Н	L	L	L	Н	4 L	٠ ٢		H	ы	1		ιlι	T	ĪΗ	Н	н	нι	4 H	IL	Н	L	нι	. [H	H	Н	н	L	4 1	1 H	Н	L	H	L	Н
SHT 2T	641	Н	Н	L,	Н	H	L	L	L	н	4 l	. [L	H	Ш	LŢ	ц	LL	<u>. Ĺ</u>	. H	H	베	ΗП	1 L	1	H	닏	H	11	H	ĮĻ.	비	H	니	НЪ	114	<u>H</u>	H	H	빍	LH
SHT 2W	65Ø									니				H	븬	片	ᆛ	<u> </u>	4	<u> </u>	H	빍	비.	#	4	끊	붜	티 !	+	쁜	H	붜	붜	 	1		15	#	늡	뭐	L H L H
SHT 2W	65 l 66Ø									II				片	붜	뉘	:	<u>- </u>	- -	ᆤ	끈	н	귀.	: ;	 -	유	뉘	HI	+;	H	누	띪	H	귀:	HI.	н	ᇤ	1	H	H	늰뉴
SHT 2X	661									H		Hi	 	Н	H	급	:+		1	H	H	Н	н	ili	T	Н		HI	∟l٤	. IL	L	H	н	LI	н١н	H H	H	HL.	H	ᄔ	LH
SHT 3C	67Ø	_	-	H	_	-	-			Н				Н	н	н	П	HIL	_ 1	Jн	Тн	H	нΙ	нL	ΠL	H	L	нЦ	_ L	H	Īι	Г	Ŧ	UΙ	ΗН	HL	L	L	L	H	H *
SHT 3C	671	Н	Н	Н	L	L	L	L	L	H	H	1	ī	Н	н	н	L	HL	. L	. [H	Н	H	н	H I	ΙH	I	L	н	.	H	L	H	н	듸	нĮI	- [L	٤	L	H	H ·
SHT IE	700			L						H								LL			H	ᄪ	н	H L	<u>. L</u>	H	빝	H	1 L	. H	1	쁘	븬	Н	!!!	H	ᄖ	낹	H	띩	HL
SHT IE	701									L						뉘			-			H				H	뉘	<u># </u>	7	垬	누	1	띩	-	;;;	計	15	-	-	H	H H
SHT 2S SHT 2S	710									H									-45	-15	뜌	띪	H	41	1	뉴	님	H	; ;	H	1	Н	띪	근	H	HIP	ili	ÌН	H		LH
SHT 4B	720			壯											I						Н	TΗI	н	нΙι	H	ΙН	Ξ	н	нΙ	. Н	Īι	H	н	υİ	ΗÌ	HİF	IH	IH	L	н	LL
SHT 4B	721									н						Ļ				L	T	ЛН	н	нΙι		Н	H	H	HIL	.TH	Īι	ÌΗ	н	L	нП	ΗİL	. H	I H	H	Н	H H
SHT IB	73Ø	H	I F	Н	Н	H	H	L	L	н	H	- 1	1	Н	н	Н	L	Ηl			Н	Iн	н	нΙ	ΠL	H	Ŧ	H	LI	.]н	H	H	н	L	ΗĮI	H P	1 H	I L	L	H	Η[Н
SHT IB	731			L										_	-	$\overline{}$	_	LL	_	- H	Н	н	н	Ηļ	4	H	H	н	Ηļ	<u>. H</u>	14	14									HH
SHT 2U	740			۱Ļ												늰		-	- -	-1"	Н	븬	빎	밝	4	ᄪ	누	1		비	4	뜹	님	-	띪	<u> </u>	뉴	. IT	H	H	L H
SHT 2U	741 75Ø			쓔						ı				H		L			_ \L	1 1		Н				+	눈	H	H	H	1	H	닒	计	нl	нl	H	il H	iti	Ľ	LL
SHT IF	751			H						Н						뉘					ĺН	Н	н	нΙ	L	H	н	н	HH	1 1	H	Н	Н	Н	ΗĪ	LI	1	H	H	H	HL
SHT 4K	76Ø			i L												Ü			į		. Н	Н	н	нΙ	Ī	. Н	Н	н	LΤι	H	ΙL	Н	Ξ	L	н	HIL	. L	. L	H	H	L L
SHT 4K	761	1	ı	1 1	H	ı	1	Ti	Ti	н	нП	L	1	ĺн	lн	L	L	L	- 1	. F	ĪН	Н	н	нЦ	L	. IH	Н	н	нΙ	_ H	IL	Н	H		Ηļ	H P	1 L	. H	IJН	н	HL
SHT 2V	77Ø	Į.	1	۱ĮL	14	ЦH	اإد	L	L	H	ΗĮ	41	<u>+ +</u>	1 H	H	닏	뉘	니	- 1	-#	ЦΗ	H.	Н	빆	-44	낶	Ļ	빎	빍!	. H	片	분	끈	붜	붜	# P	#	#	#5	ļ-	LF
SHT 2V	771	1	1	! L	. H	ЦН	۱ĮĻ	ΙL	14	Н	ΗП	111	- <u> L</u>	<u> </u>	ĮΗ	L	L	LI	<u> </u>	- 15	ЦН	ΗЦ	н	ri ji	-] L	<u> </u>	-	וחו	<u>~ []</u>	- [11			با	πĮ	<u> ۱۱</u>	• •	.) "		534	L +
NOTE:																																									

NOTE: * NORMALLY H, L WITH 'N' DATA ROUTINE. BLANK LOCATIONS = DON'T CARE STATES.

BOLD LETTERS = ACTIVE STATES




Figure 7-10. Partial Flowchart for Backdating Figure 5-9.




Figure 7-11. Partial Diagrams Showing Changes on A14 (05345-60014) for Series 1612




Figure 7-12. Partial of Simplified Processor Flowchart

2J QUALIFIER BREAKPOINT 2 is a service aid switch located on A14(S1-2). For frequency, it enables the counter to display the doubled time count. For functions other than frequency, it enables the counter to display the Channel A event counts. When the switch is enabled, State 340 is selected.

STATE 340 This state rotates the contents of the DR RAM to the display. DISP CLK EN enables the count 11 mode; DPLK-DPLK-1 clocks the DPLK counter to enable the display clock; and PI XMT BUS inhibits plug-in data from the A15 bidirectional bus. The QMC-QMC+1 causes the QMC to be clocked. This is done as a test function to enable its operation to be checked.

STATE 341 QMC-0 resets the QMC (A13) and DRC-0 resets the DRC (A13). This is done in the event the display state was enabled by BREAKPOINT 2 (2J). When counters are used during the display, the are always reset after use.




Figure 7-13. Partial of Processor Flowchart, Sheet 2

Table 7-13. Command Source Listing

														. 4	٠.,		-1	٠.	•	-	••••			-	00		_					_								_							_
COMA	MAND	9	_		٦	П	_	=	7	П	T	T	T	Ţ	T			ļ			4		2		T	=												2	Ę	1	12	2	ă	3-12	51.5	. 2	
SOL	JRCE	A15-U10-6	A15-U10-3	F	A15-U15-5	LI.	A15-U35	A15-U35-14	Ę	120	A15-B17	ا۾	A45-B15	ا ۾	A15-816	A15-A12	A15-A22	A15-821	A15-AB	A15-A9	A15-U34	A15-A9	A15-U2-5	A15-U2-1	A15-B5	A15-U25-11	A15-A12	A15-A7	A15-B10	A15-88	A15-A6		A15-810	A15-A15	A15-A14	A15-A15	A15-A20	A15-U10-9	A15-U10-13	A14-U23-2	A14-U23-7	A14-U23-5	A14-U23-T0	A14-U23-12	A14-U23-15	A15-A10	
		A15-	415	A15-TP1	A 15-	A15-A11	45	A 15-	A15-89	A15-878	13	A15-86	₹	A15-B7	?	\$	A15	5	A15	A15	A15	۸۱۶	A15	A15	2	\$	7	7	4	7	< :	: [3	₹ ₹	15	7	7	7	۲٧	*	2	{	₹	{		٠	_	i
PULSED CO	8	0	0	0	0	1	0	1	1							0	긔	0	0	1	1	1	0 P	0 P	0 P	0 P	0	0	0	1	1	1	1 1	0	P	0 P	1	Q P	D ₽	۲	1	1	-	1	1 0	9	H
PULSED CO		Р	P				P	Р	Н	P	<u> </u>	Р	P	+	-	-	\dashv	_		-	H	_	٢	H		-	7	+	_	+	Į!	:	1	T	Ĺ	Ė	S	۲	Ì	Τ	Τ			\neg	T	T.	1
	*\\\				5					1	K-PI		ļ	Ì		-						17				• STORAGE		-	1	_{I>}			ı	١,		ı,			l.	ļ		H				FLAG=H	j
	D M D M			Š	CNI				됩	片	Prk	7	¥	s	7	اي	Z.	<		ں ا		J1 E	ΙŦ	,	ξ	. 51	NR CLK EN	<	<u></u>	PROC BUS	조	CK EN A/F	a c	OR EN CLK	15	ľ	FRONT	1	lt.	Ē	Ę	Ē	£	SV5 (T+1)	£ :	+	5
	://0.	NO-	μ _O	1 PULSE	15 PULSE	٦	9−⊃Q	DC CLK	DISP CLA	DPLK	DPLK-DPL	OPLK-	DPLR CLK	DPLR L	DPtR-	DRC-0	DR CLK EN	DK EN	EN B	DR EN C	DS-DC	EXT OUT	FLAG-H	FLAG-L	DV01	OVO	2	NR EN A	NR EN	Ιğ]	PI CLK EN	ž	8 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	[] (OMC_B	N N	RST F	Š	100 N	SV1 (T+1)	S.	SV3 (T+1)	SV4 (T+1)	\$	Sv6 (7+1)	FLAC=H	١
LETTER CODES	, E				_	γDD	1	_				_	_		_	ΙŌ H	H	I I	ă			12 H.		H	<u>1</u>	_		Z L					1 1			н	L	ـــــــــــــــــــــــــــــــــــ	H	۰.	_	H	H				7
SHT 3P RESET	• 999	H	н	H	ŀ	н	н	7	L H	-	-		H H	-+	H	H	н	ī	H	+	l'	н	ï	н	н	Н	ï	ī	н		_	_	H F	-		н	н	н	н	_	+-	н	ι	ı		н	_
SHT 2BB	991 919	Н	H .	i	H	Н	Į.	į	ī	H	н	L	н	_	н	н	ι	L	ī	ι	ı	н	н	н	Н	н	Н	L	Н				н			Н	н		н	~-			1	н	_	H	
SHT 28B	811	н	н	L	Н	Н	L	ī	1	ı	н	н	н		н	н	L	Н	ι	ı	ī	н	н	Н	н	۲	H	١	н	─	-		L P	-	—	-	H	H	H	-	H	l.	Н	-	_	H I	-
5HT 38	929	н	Н	Н	ı	н	L	L	ı	L	_		н	$\overline{}$	н	н	Н	1	L	+-	+-	н	H	H	H	H	H	L	H	_	-	-	H I		H	H	ŀ	Н	н	-	+-	+	H	-	_	L	-
SHT 3B	021	н	н	н	1	Н	ŀ	1	-	н	H	H	H		н	н	Н	Н	H	-	ŀ	н	-	н	H	н	н	H	L		_	-	L I	-	Н	Н	ī	Н	н	L	+-	+	L	\rightarrow	н		7
SHT 3D	030 031	н	H	H	H	H	ŀ	-	ŀ	H	н	н	н	_	н	н	ī	ī	ī	-		н	_		н	н	L	L	н	L	н		н	1 1	Н	ι	ī	Н	-	_	Н	-	н		H.		1
SHT 4)	848	н	н	ī	н	н	ī	ī	ī	Н	н	L	н		н	н	L	ι	ī	L	ι	L	Н	Н	н	Ξ	L	L	н	\rightarrow	-	-		t i	-	+-	L	+		 -	_	1	н	<u> </u>	-	-	*
SHT 4J	941	н	н	Ŀ	н	Н	ı	н	L	н	H	<u></u>	н	н	н	н	L	L	L	_	ļ.	L		-	Н	Н	H	L	H		-	_	-	H L	_	-	l L	H		4		-	H	н		_	
SHT 2F	950	Н	Н	н	Ł	Н	L	L	Į.	Н	H	L	н	\vdash	H	н	Н	L H	H	-	1	Н	-	-	Н	н	H	늰	#	L	Н	_		H #	-	┿	+-	+	-	-		t	ı	н	_		#
SHT 2F	Ø51 Ø68	н	Н	H	H	H	L	는	ŀ	H	H H	l l	H	н	H	н	1	1	+		-	1	+	-	н	Н	L	ī	H	н		-		н	-	+-	+	-	-		ī	ī	н	н	_		=
SHT 4H	969	н	н	÷	H	<u>n</u>	į.	t	ti	н	н	L	н	н	н	н	ι	ı	Ī	1	ī	L	ī	Н	н	н	ı	L	н	Н	н			н	-	-	-	_	*****	-	-		H	L.	L		#
SHT 3A	979	н	н	i	Н	Н	ī	ī	L	н	н	н	н		н	н	ı	ι	L		-	-	_		—	Н	L	1	# :	L	-	_		н		-	-	-			_		H	н	Н		H
SHT 3A	971	Н	н	Н	ī	н	-	L	L	н	н	L	н	Ц	н	н	H	١.	H	-	-	H		-	Н	Н	H	L	н	L				L I	-	-+-	-	-	4	_	_	_	H	н	-	_	#
SHT 3K	100	Н	Н	L	Н	Н	┿	ŀ	1:	Н	H	T I	H	н	H	H	H	ļ,	1	-	-	+					н	H	_	Н		_	_						_	_				н	- 44	н	
SHT 1A SHT 4F	101	н	н	H	l.	H	L	H	1	Н	н	H	Н	Н	L	H	₩	+;	+	-		+	-	-	-	Н	L	Н	ι	н	н	н	н	н	.	1	ī	H	_	-	-			L	_		H
SHT 4F	111	н	Н	Н	H	Н.	L	t	ī	L	Н	н	ı	ι	Н	н	+	ı	H	ı	·	L	Н	Н	н	н	ι	Ŀ	Н	Н		н		н			-	-	-	_	_		-		щ.		*
SHT 3G	120	н	н	н		н	ι	ι	L	н	н	н	L	ι	н	н	-	-	-	-	-	+		_	+-	Н	н	Н	-	Ľ	н	늬	\rightarrow	н	-	_	-		*****	-	1 1		-	L H	-		H
SHY 3C	121	Н	н	н	ι	Н	+	н	L	Н	н	L	H	L	н	H	+	-	+		<u>' </u> '	H	-	-	-	↓ —	H	L	H L	L	H	H	_	H I	1		-	-		-	H 1		-	-	₩.		
SHT 3N	130	н	-	H	_	H	-	1	l	H	Н	Н	н		H	H	+-	+	+	+	+	-	-		-	-	l'i	i	Н	-	н	i			,	-		. 1	-	-	1		Į,	L	ı	ı	H
SHT 4E	131	H	н	i	Н	 		냔	+-	+	Н	н	н	-	н		+	Ti.	-	-		+-	-	_	-	Н	L	н	н	н	н	н	н	н	ij	_	-			_	ı ı	_		-			н
SHT 4E	141	Н	-	ī	+	→	+-	-	4	н	н	н	н		Н	н	ι	Ţ	I	. 1			.	-	-	+-	ı	Н	-	Ŧ	н	н	-			1 1	-	-			L I	-		-	H		H
SHT 1H	150	н	Н	11	Ŀ	н		L	L	-	L	н	н	Ļ	н	Н	-	-	-	_		+		-	_	+-	+-	-	H	L L	H	L H	-			4 1	_		_	_	L P	_	<u> </u>	-	1	_	픾
SHT 1H	151	н		+		Н	_	-	-		H	H	н	├	Н	+-	-	+		-	-		-	_	-	\leftarrow	+	+	-	+	н	H	_	-		н	-		_		L I	-	-	-	ı		H
SHT 4D	160	H	-	L	-	-	_	1:	+;	+	Н	н	Н	┢	н	Н	-	+	-		-	-			_	-	٠	-		_	н	н	н	н		н	1	.]	1	H	L	H	Н	ī	ī		H
SHT 1L	179	н		-	-	н		-	-	-	н	ī	н		н	Н	Н	1	1 1	H 1	1		1 1		_	-		-	ı	ı	L	ı	L	-		1	-	1	_	-	H I		_		-		Н
SHT 1L	171	н	н	ı	Н	Н	L	Н	1	н	Н	ı	ı	L	н	-	-		-+-	<u> </u>	-	-	1 1		_		+	_	-	-	H	Н	н		-	H 1	1	_		-	H	L		-		_	Ħ
SHT 2K	200	н		-	-		-	-	-	_	Н		<u>.</u>	L	H	-		4	+	L	-		1 1			_	-	-	H	-	H	i	_	-	_	Н	-	_	-	H		1		-	-	н	Ĥ
SHT 2K	201	Н	-	1	-	H		-	-	H	H	-	H	┢	Н	-		-	_	_	н	-	1 1		-	٠		_	-	┿	Н	ī	н	_		_				-	1 1	1 1	1	τ	1-1	L.	Ŧ
SHT 1D	210	н	-	H		-	-	-	-	+-	+	_	+-	╁	Н	-	-	-	-			-		H 1	-	-	-		-	ı	L	н	ι	н	_	_	4			_		1			н	-	н
SHT 2D	220	н	-	L	Н	-	-		1	Н	н	Н	Н		н	1	1 1		L	ī	_	-	_	H +			+-	-	н	-	н	L	н			-				-	-	L 1	-	_	-	_	H
SHT 2D	221	Н	ı	1	Н	_	-	+	-	- -			+		Н	-	-+-	-	-	-		-	-	H 1	-	-	-	-	H	+	H	L H	H	н	-		H H			-		L 1	-		-	-	H
SHT 1K	230	Н	-	1	Н	-	-	-	-	L H	-	-	-	H	Н		-	-		-	L L	-		 	-	-		_	-	+-	Н	L	н	-+								н	-	-	\rightarrow	-	н
SHT 2M	231	H		H	-			-	-	_		_	+-	+-	H	-		+	_	-	_	-	-	_	1 1	-	-	-	-	_		н	н	н	н	н	-+-	_		-	-	ı I		+-	н		#
SHT 2M	241	Н.		+-		┿	-	-	-	L H	-	+-	+	$\overline{}$	Н		_	_				_	н	_	_	1				L	_	L	-		-	Н	_		_		_			1 1	Ļ	L	H
SHT 3J	250	Н		-	-	-	-	_	_	L	_	-	-	-	H		-	-	-	_			_		_	1	_			L		H		_		_	_+	_		_	-	_	1 1	. l	-	-	H
SHT 3J	251	Н				-	-		-	LH	+-	-	-		444	-	1	-	-	-	_		_		1 F		_		_	_		-	_	_			_							1	-		н
SHT 2Z	260 261	Н		-	-	-				L H			-		-			_		-	-	1_	н				1					ī	L	н	ì	н	н	н	н	н	н	н	. 1	Н	ιl		Ħ
SHT 2R	278	Н	-	-	-			-	-	LF	-	_	-		+		-	_	-	-	-	ı	н	н	_	_	1		-			Н	-	_	-	н	_	-			-	—		L		_	H
SHT 2R	271	Н	_	-		Н	1 1	. 1	-	L F	_	_	-	_	ŀ	_	Н		-	-	-		н			_	1 1	_		_		1	Н	빌	_	_	_				_	-	L P		-	-	Ħ
SHT 1D,	300	Н			_	H		_	-	L F		-	-	-	-	_	_	-	-+	-		-	_		_		1 1	1 1	_		-	H		-		_	_	_			_	_	_		_	-	'n
SHT 1D,	301	H	-				_	_	-	L F	-	1 1	-	-	+;	_	-	_	_	_	L					_	_		+	_		ī	_	-	_	_					_			н	_	Ŀ	H
SHT 3£	310	Н	-	-			_		-	1 ,	-		-+-	_	+	_	_	-	-	ī	-				_		4		. !	1 L	н	L	_	_				_			_	_	_	н			н
SHT 1D	320	H		_	-	-			-	_	1 1	_	+	1 1	1		_			_	_	_		н			1_				Н	Н		1			_				-			Н		-	н
SHT 1D,	321	Н		_	-	-	_	-	-	L I	-		-	-	-					<u>.</u>		-+	_		H I		_	L	L P		H	H		H			-			H		_		H H			H
SHT 1G	330	1	_			_	-	-	-+	-	-		1	_				-	-	_			_	ᆔ	~		_	H	_	1 1	-	-		н	-		-	-			н	_	-	ı ı			н
SHT 2J	331 348	H	-	-	4			_	_	-			1		_	_	_	н	_	н	-				_		_				Н	Н	н	н	Ł	н	ι	ı	н	н	\rightarrow			H L		Ŀ	н
SHT 2)	341	'	_		_	_		_	_		-		1			1		ı		ı							-	L	_	_	Н			4-				_		Η:	\rightarrow	-		ιι	-+		1
SHT 4G	350	-	Н	-	_			_	_	-	_	1 0		_		_	_	L	-	L.	L	_	_	_	н	-	_	L		H F		L	_			_	H H			H	L			H H	_		H
SHT 4G	351	+-	Н	-	_		-+-				_	_	_		-		_	H .		H	L L			_	_	_	-			H I	-			-	_	_	н	-		Н	_	_		н	_	_	H
SHT 1J	360	F	-	_		-		-	-	_	_	-	_	<u> </u>		-	-	L	ı	L	Ł	1		\rightarrow				-	-	H 1	-			н			н				_		_	Ηl	_	н	H
SHT 4C	370	P	+		-	-		_	1				1	_	_	_	-	ī	_	Ĺ	Ĺ	ι	L	н	н	н	н	ī		H 1		H		-						_	L	_		H H	-		н
SHT 4C	371		Н	-	_	_	_		_+		4 [4 1	1	н		н	н	ι	1	L	ı	ı	L	н	н	н	н	L	H I	н	1 H	۲	Н	Н	L	н	н	L	н	н	L	ı l	H]	H F	4 <u> </u> L	<u> L</u>	н
NOTE:							-	_																																							

NOTE:
NORMALLY H, L WITH "N" DATA ROUTINE.
BLANK LOCATIONS = DON'T CARE STATES.
BOLD LETTERS = ACTIVE STATES.




Table 7-14 Command Source Listing

											'		JIE	; ;		~	U	ŲI		IIa			30	uı	C	; L	.13		9																	_
	MAND DURCE	9-01	6.3	-	15-5	ا≃ا	35-2	35.14		120	12	Ī	2		2	2 12	77		20	0	74-4	6	2-5	2-1	2	25-11	2		٥	3.50	12	10	=	15	=	را آخ ا	5.03	3.0	7-62	7-67	23.5	A14:U23-10	A14-U23-12	A15-U23-15	2	₹
		A15-U10-6	A15-U10-3	A15-[P]	A15-U15-5	A15-A17	A15-U35-2	A15-U35-14	A15-89	A15-BIB	A15.817	A15-86	A 15-B 15	A15-87	A15:816	A15-A12	77V-CIV	A15-B21	415-48	A15.49	A15-U34-4	A15-A9	A15-U2-5	A15-U2-	A15-B5	A15-U25-11	A15.AJ2	A15-A7	A 15-810	415-46 415-46	AILAIR	A15-810	_	_	-	_	A15-010-9	1-	1	-	AM-023-5	-	_			A18:012-
	MSB	ō	٥	٥	0	1	0	1		1	0 P				0	01	1	0	0	1	1		0	0	O P	0 P	0 1	٥١	0	1	1	1	1			U 1	- 0	10		╀	1	1]	+	1		0
PULSED	COMMANDS COMMANDS	P.	P		-	H	r.	P	1	P	1	1	+	Ť	+	+	\dagger	+	Ť	i	\dashv	┪	-				7	i	\top	+	1-	П	7	T	+		_	1	1	1			\neg	\top	T	Ť
	1	NO	<u>)1</u>	PULSE CNI.	15 PULSE CNT.		0	מככוג	DISP CLK EN	DPIK CIK	DPIK DPIK PI	[<u>1</u>	DPLR CLK	DPLR UP	DPLR1	9	DK CIK IN	DR EN A	OR IN E	DKING	DSDC	EXT OUT EN	н.ен	11.76-1	LOAD MS	LOAD • STORAGE	NR CIK IN	NR EN A	NX EN B	PROC BOST	QR IN APPI AMI	QR EN S.	ENC	ORINGIK	<u>بر</u> ء	QNIC CIK		N	SV1 (1 - 1)	SV2 (1+1)	\$83(111)	SV4 (1 + 1)	SVS (1+1)	SV6 (1+1)	1146	RSI PULSI GNI
LETTER	10001111	IJĬ.	bΩ	E	15.6	ą	9. DC:0	×	SE	PPI	동	NAG C	ᇎ	줌	5		š	ăŀ	ă	ž	è	E	H	ĭ	ĺÒ.	9	ž	ž	ž	ž Iž	lõ	ð	š	ð١	ó	5		SICN	3	3	≾	\$	\$	\$ [=	2
SHT 2C	ADDRESSES\	Ħ	ਸ	ı	н	н	1	H	-	н	н	H	н		н	H I	_	-				н	X	н	н	Н	τ	1	нI	. н	l	Н	н	1	H		Н	Н	Н	L	Ţ	-	ī	L	-	Ħ
SHT 2C	461	н	н	Ł	н	н	1.	ι	L	н	н	н	н		н	H]	L	L	٤	1	Ł	н	H	Ħ	н	н	į.	11	<u> </u>	. 11	l.	н	н	4	H	١ ،	H	×	H	L	-	H	ᆚ	-		*
SHT 2Q	410	н	н	Ł	н	н	L.	1	L	н	н	н	н		H	н	L	L	L	1	н	н	#1	н	н	н	н	H	H 1	. H	1	н	н		-	4 1		н	-	н		_	\rightarrow			H
SHT 2Q	411	н	×	н	н	н	1	1	L	н	н	н	н		н	н	4	ı	1	ï	н	н	Ħ	Ħ	L	н	н		H I	. н	L	н	н	-		<u> </u>	н	H	н	н	-	_	-	_		Η.
SHT 2G	420	н	34	н	L	н	1	1	L	н	×	н	н		н	H 1	н	L	ĸ	H	L	н	#3	Ħ	н	н	H	H	1 1		•	-	н			- L				ı.			-	- 10	~	*
SHT 2G	421	Н	н	x	L	н	ı	1	L	н	н	н	н		н	e li	н	L	н	H	L	н	Ħ	H	н	н	н	L	_			-	-+			H L			1	Н	H		-	<u>ا</u> ا	_	H
SHT 3M	430	н	×	н	L	Ł	L	l	ļι	Н	Ħ	H	н	_	_	H	_	L	H	1	L	н	н	#	н	Н	##	H	_	-	+	_	-			H L	н	+	-	L	н	-	-	н 🖯		4
SHT 3M	431	н	×	н	L	н	1	L	Įι	н	н		н	-		ыļ	_	L	*]	-	L	н	н	н	н	Н	н	H	-		4		Н			H L	-	-		L	н	-	-+	-		*
SHT 2A	449	н	н	н	Н	н	L	1	11	L			н	_		H.	١,	L.	1	٤]	-		н	Ĥ	н	н	н		H I		-		\rightarrow	<u>-</u> -	_	H L	-	-	+	H	1	1	-	<u> </u>		*
SHT 2A	441	н	н	-	н	н	1	1	÷	Н	_		н	-		н	L	L	1		늬	н	*	Ħ	H	н ::	1	\rightarrow	H	_		Н	н			H L	-		-	H	L H	1. H	\rightarrow	L L		#
SHT 2E	450	н	н	-	н	н	1:	1	_	н	н	_	н	_		н	4	니	1	빆	ᆜ	н	H))	н	н.	1		H	-	H	Н	Н		-+	HL	H	+		L	1	н		Н		7
SHT 2E	451	-	н	-	н	Н	H	1	-	н			н	-	-	H	L	늬	+	븻	-	Н	H	14	I	ıπ	ŧ.		H I		+	-	H	H		H 1	-	4 25		-		-	-	Н	****	귀
SHT 3F	460	Н	H	-	Н	н	1.	l.	+	L	-	-	Н	_		H	+	-	뉘	싂	÷	н	H	H	н	H	H	-	H				-			H 1	_	- 	-	<u>"</u>	H	-	H	+		7
SHT 3F	461	Н	н	-	1.	Н	н	1.		Н	_		H	-	<u>н</u>	-	+	;	-	`	н	н	H	ı	н	H	ī		H		+	Н	н	-		H 1	_	-	+	н	أآا	H	-+	H	-	#
SHT 3L	470	н	H	•	H	Н	Ł	1	<u> </u>	H			규	\rightarrow	н	-	H	н	늰	н	н	н	н	ı	Н	H	H	ì	-	H	+	ï	н		-	HIL		-	+	L	ī	ι	\rightarrow	-	-	H
SHT 3L SHT 2P	500	н	н	····	н	н	۱	ti	+	Н	н		규	_	н	_	-	-	ì		H	Н	н	н	-	н	Ł		-	н	-	H	н	_		нι		-	+	н	4	н	н	н	н	н
SHT 2P	501	H	н	ì	н	н	t	tì	+	н	н		н	-	H.	-	- +	ì	Ť	Ħ	i	Н	н	н	Н	н	1	-	-	H	-	н	н			нι	н	Ĥ	н	ī	1	I	T	н	H	×
SHT 2N	510	Н	н	ì	н	н	ì	ti		н	м	н	-+	-		н		ī	ī	î	Ħ	н	н	н	н	н	H	-		LH	-	Н	н	ī	н	нl	. Ж	н	н	L	H	ž.	L	L	н	н
SHT 2N	511	Н	н	ī	ī	Н	1	lī	+	н	н	ĸ,	_	-+	,,,,,,,		н	н	н	н	н	н	н	ä	н	H	ı	н	н	L H	н	L	н	H	н	н	1 14	н	L	L	н	ı	Ł	L	н	Ħ.
SHT 3H	520	н	н	н	ī	н	н	ī	+	н	н	н	-	_			н	ı	н		н	н	н	н	н	×	н	L	L	L H	H	H	н	L.	н	нŢ	. Н	H	н	L	H	H	L	ΗĽ	L	Ħ
SHT 3H	521	н	н	н	ι	н	L	ī	l	н	ı	н	н	\neg	н	H	н	н	н	H	н	н	H	Э	Н	н	Ħ	ı	н	L L	1	L	Н	ŧ	н	н	1 11	н	Н	L	A.	н	H			×.
SHT 2H	530	н	н	н	ī	н	Į,	L	L	L	н	н	н		н	н	н	н	ı.	H	L	H	Ħ	н	Н	H	н	Ł	L	. н		Н	н	-	- -	H I	_		-	Н	H	H	L	٢,	-	×
SHT 2H	531	Ή	н	1	Н	н	L	L	L	Н	н	н	н.		н	н	L	L	3	()	L	н	н	н	н	н	ì.		\rightarrow	LH	-	-	н			H I	_		-	н	H	H	-	늬	-	*
SHT 3R	540	н	Ħ	ŧ	н	Н	Ł	1.	-	-	н	-	н	_	-		н		H	4	니	н	H	н	н	н	į,	-	_	L	-	Н	н	****		H I		1.	-	-	*	н	_			H
SHT 3R	541	н	H	1	H	н	-	L		н	н	-	н	-	-		-	L	١	L	니	н	н	•	Н	Н	Ł	L	-	L	-	Н	#			H I	_	-	-	_	14	H	_	_	_	-
SHT 3Q	550	н	H	н	Н	Н	-	11	+	Н	н	1	늬	_		H]		-	1		<u> </u>	н	н	H	H	н	H	٠.		L H		H	H			t 1	-	-	-	-	н	H	-	-+		~
SHT 3Q	551	H	H	H	L	н	-	<u>!</u>	+	H	1	H	н		-		_	-	H	H	-	Ή	н	H	Н	H	1	i.	-		_	Н	Н		-	н		_	-	Н	Ü	н	-			8
SHT 2L	569	н	H	H	н	н	+	L	+-	Н	н	-	귀	-	-		1	-	-	î	i	н	1	×	Н	н	_	-	-	L	-	н	н	-		н і	_	_	-	ı	н	L	-	-		Ä
SHT 2L SHT IC	570	Н	н		li	H	-	Ť	·-	н	H	i	н	_	-	<u>+</u> -	_	H	ĩ	ī	ī	н	н	н	н	н	H	1	-	L H	_	ı	н	H		н і	_	-	ι	н	1	1	ı	н	-1	8
SHTIC	571	н	H		H	н	+	+	-	+-	н	н	н	_			н	ī	н	ı	ι	Ħ	н	н	н	н	î.	ı	н	н	Ĥ	н	н	H	н	н	н	н	Н	ī	н	н	н	н	•	H
SHT 28	699	н	н	,	н	н	L	÷	-	н	н	-	н	_		н	ı	ı	L	ı	н	H	н	н	н	н	į,	ı	н	L H	ı	н	н	1	н	н	Н	Н	Н	L	1.	н	L	L		н
SHT 28	681	Н	н	1	н	н	Ł	L	L	н	н	н	н	Т	Ĥ	H)	L	н	į	L	н	H	H	н	н	н	l.	L	н	LH	ï	ι	ι	ĭ.	-	н :	_	н	-	-	L	ī.	\rightarrow	L	_	×
SHT 2AA	610	н	H	Ł	н	Н	l,	н	L	н	н	ŧ	н		н	H	Ļ	L	Į,	ı,	٦	Η	н	н	Н	н	1	1	\rightarrow	L H		Н	H	4		н	_	_	-	-	L	Į.	\rightarrow	_		8
SHT 2AA	611	H	н	Ł	н	Н	н	L	L	Н	×	×	н	_	-		L	니	٤	L	L	Ή	-		Н	Н		1	_	LH		Н	н	1	н	_		-	1-	1	1	Ţ				#
SHT 2Y	629	н	н	-	+	н		1	·ι	-		H	н	_			н	니	4	×	_	Η	-		Н	L	H	-		н н	-	Н	н	*		H	_		4	_		<u>.</u>	-			쁡
SHT 2Y	621	н	н	,		+	-	-		+-	н	H	븨	-	н	н	L	L	1	4	L.	н	-	ф	Н	Н	×	1	-	L H	-	H	H	H	H	-	LH	1 8	_	-	-	H	\rightarrow	-		×
SHT 4A	639	Н	H	-	-	-	+	-	<u> </u>	L	H	H	-	니		<u></u>	н	<u>L</u>	H	į,	L.	н		H	-	Н	-	£ H	_	H F	-	н	H	1		_	LH		-	-	Ĥ	i.	\rightarrow		-	ᆔ
SHT 4A	631	Н	-	-	_	-	-			H	M		н	-+		H	뉘	-	ı,	ž.	į,	H	- F	1	 	н	i ii	1	ii †	LF	1	Н	н													
SHT 2T	640								<u>.] L</u>					_	-	쉬	-	\rightarrow	-	-	1	н	1	Ė	H	н	ī		н	L F	Н	н	н	,	н	н	LH	1.0	Н	н	H	н		7	H	
SHT 2W	650	-	-	1		-	_		l			_	-	_	H	-	1	\rightarrow	-		L	н	н	н	Н	н	н	ı	н	L	ı	Н	н	H	н	ΗΙ	н н	H	Н	н	L.	i.	н	ı	H	H
SHT 2W	651	_	-			-	_	-	l	-	Ĥ		$\overline{}$	_		н	-+		-	ī,	ι	н	н	н	н	н	ī	ī	н	L	ľ	н	н	ı	н	н	LH	H	Н	Н	Į.	н	н	L	H	H
SHT 2X	660								l	_	·		_			н	_	_		_		н	н	н	Н	Н	ı		Н	L þ	L	L	н	Ł	H	H	L H	I H	Н	H	L	н	L	L	н	H
SHT 2X	661	L	-		_	н			Ĺ					ι		н	_		ι	_										L t							_			_						
SHT 3C	679	_	·	·	_	_			.] L	_	н	-	\rightarrow			н						_								L P						н	_	ı Je		_	2.3	Į.		_	_	
SHT 3C	671								۱ ،					_		н	_	_	_	Ī		н								L P															-	
SHT 1E	799								Ţ					_	_	н	_	_	2	-	_	_								L 1																
SHT 1E	791								L					_		н	-	_	1	-	_	1	-	-	+					L >																
SHT 25	710								. L					-	-	H	_	_	_	L		н			L					L																
SHT 2S	711		-			_		-	. L	_	_	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_	\rightarrow	_	н	-	$\overline{}$	_	ĭ	Į	_	10	10	1 11	H	-	H	H	н	l H	н	н	H	H	н	i F	1	1 1	Н	H	T	н	ᆲ	7	X
SHT 4B	729								1		-		-	_		н	-			ì	_		-							н																
SHT 4B SHT 1B	721								1					\dashv		н	_		_	À	_	-		Н	H	Н	ī	1	н	н	di	Н	н	*	н	н	LE	1	d H	н	L	ī	н	н	Ħ	Ħ
SHT 1B	731								l					-		н	\rightarrow	_		-	_	Н	H	Н	Н	Н	L	ι	н	н≱	H	Н	н	н	н	н	H F	Ť	Н	ıΙ	н	н	н	н	Ħ	H
SHT 2U	740														_	**	-	$\overline{}$	_	-	$\overline{}$									L I																
SHT 2U	741		_	·		_	_	_		_			_	\dashv	-	н	-			ì			Н	н	Н	Н	Ti	L	н	L 3	ìй	н	н	ı	н	н	L	111	1 H	Н	Ħ	H	н	н	a	Ħ
SHT 1F	750	Н		3		_	_	-		_	-	_	_	\neg		н	-	L	ī	ï	н	ī	н	Ĥ	Н	Н	1	L	н	L 1	H	Н	Н	L	н	н	L ¥	1 1	1	Н	н	į.	L	L		H
SHT 1F	751		-	3	-	-			ı ı	-	н		_		4	н	н	Ļ	ı	н	ι	Н	1	H	ЦН	Н	1	L	н	н	1	Н	Н	н	H	н	н	1 1	۱	L	H	н	н	н	ι	H
SHT 4K	760	Н	н	1	Н	H	i i	Ti	ıΙ						_	H	-	_	ι		-									н і											r. w.	3 300	Н			
SHT 4K	761								i i		н	-		_		Ħ	_				_									н																
SHT 2V	779								ı				٢	븨	н	н	-	L	1		L	H	1	1	Н	Н	1	1 11	쁜	L	1 1	H	H	1	#	#	- -	* ;	<u> </u>	, H	1	1 15	H	H	<u>"</u>	뒤
NOTE:	771	Н	H	11	₹ H	Н	1	11	ı	ТН	ĮΉ	H	L	L	н	н	L.	L	LL	1.1	L	<u> </u>	1 2	4 2	1) r	LH	1.	į X.,	1 11	L J	41	1 j H	l u	<u> </u>	, 313, 1	п	٠ [ا	* 1.3	2.1	. 1"	- Page	4.55	ٺ	لت	200	real.
INCIE:																																														

NOTE:

NORMALLY H, L WITH "N" DATA ROUTINE.
BLANK LOCATIONS = DON'T CARE STATES.
BOLD LETTERS = ACTIVE STATES.




Figure 7-16. Wiring Changes for A14 Series 1604A




Figure 7-17. Wiring Changes for A14 Series 1604A




Figure 7-18. A15 Wiring Changes for Series 1604A




Table 7-15. Changes for Standard Instrument (Serial Numbers 1428A00451 through 1440A00950)

Page 3-14, Figure 3-11. Rear Panel Controls and Connectors:

Delete FREQUENCY STANDARD INT-EXT switch and description.

Page 6-13, Table 6-2. A8 Parts List:

Change part number of A8 to 05345-60028 in HP and Mfr Part number columns.

Change A8C22 and A8C23 to 0140-0202, Capacitor-fxd 15pf $\pm 5\%$ 500WVDC Mica, 72136,

DM15C150J0500WV1CR.

Delete A8C83 and A8C84, A8CR21, A8CR22, A8Q22, and A8R107.

Page 6-29, Table 6-3. Chassis Parts:

Delete C6 and S9.

Change Fig. 8-11, A8 Schematic Diagram as shown in the partial schematic in Fig. 7-19.

Replace A8 Component Locator with Figure 7-20.

Page 8-57, Figure 8-20. Motherboard wiring:

Delete S9 and C6. Indicate that J1 connects directly to W8 (05345-60078)

Table 7-16. Changes for Instruments Equipped with Option 001 (Serial Numbers 1428A00451 through 1440A00950

Page 6-29, Table 6-3. Chassis Parts:

Delete S9 and C6.

Page 6-34, Table 6-4. Option 001 Parts:

Add A20, 05345-60032, Int-Ext Freq Std Switch Assy, 28480, 05345-60032.

Add A20C1, 0160-2055, Capacitor-fxd .01uf 100V, 28480, 0160-2055.

Add A20S1, 3101-0957, Switch, 28480, 3101-0957

Add A20J1, 1250-0829, Connector Coax RF, 28480, 1250-0829.

Add A20MP1, 05345-00030, Plate Freq Std. 28480, 05345-00030

Add A20MP2, 05345-00031, Bracket-Connector, 28480, 05345-00031.

Add A20W1, 05345-60078, Cable-Coax, 28480, 05345-60078

Page 8-39, Figure 8-11. A8 PLL Multiplier Noise Generator Assembly:

Replace wiring of J1, S9, C6, and W8 with A20 circuitry as shown in Figure 7-21.




Figure 7-19. Partial Schematic of Circuit Changes for A8 Series 1304A




Figure 7-20. A8 Component Locator Series 1440

A20 INT-EXT FREQUENCY STANDARD SWITCH (OPT. 001) (SERIAL 1428A00451 THRU 1440A00950)




Table 7-17. A7 Replaceable Parts for Series 1428A and Below

· · · · · · · · · · · · · · · · · · ·	1		placeable Parts for Series 1426A and Bei		
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A7	05345-60007	1	LINEAR REGULATOR ASSY	28480	05345-60007
A7C1 A7C2 A7C3 A7C4 A7C5	015C-0C12 015O-CC12 015O-0C84 016O-C161 018O-2470	2 3 1 4	CAPACITOR-FXD .01UF +-20% 1000MVDC CER CAPACITOR-FXC .01UF +-20% 1000MVDC CER CAPACITOR-FXD .1UF +80-20% 1000MVDC CER CAPACITOR-FXD .01UF +-10% 2000MVDC POLYE CAPACITOR-FXC; 2200UF+75-10% 3CVOC AL	56289 56289 28480 56289 56289	C 023A 102J103MS38 C023A 102J103MS38 0150-0084 292P10392 601D228G030GS4
A7C6 A7C7 A7C8 A7C5 A7C10	018C-247C 018C-247C C18C-247C 018O-1746 018O-0210	5	CAPACITOR-FXD: 2200UF+75-10% 30VDC AL CAPACITOR-FXD: 2200UF+75-10% 3CVDC AL CAPACITOR-FXD: 2200UF+75-10% 3CVDC AL CAPACITOR-FXD: 15UF+-10% 20VDC TA-SOLID CAPACITOR-FXD: 3-3UF+-20% 15VDC TA	56289 56289 56289 56289 56289	60102286030654 60102286030654 60102286030654 1500156X902082 1500335X0015A2
A7C11 A7C12 A7C13 A7C14 A7C15	0150-G050 015C-0084 0180-0228 0180-1746 016C-306G	10 2	CAPACITOR-FXC 1000PF +80-20% 1000WVDC CAPACITOR-FXC .1UF +80-20% 100MVDC CER CAPACITOR-FXC: 22UF-10% 15VDC TA-SOLID CAPACITOR-FXC: 15UF-10% 20VDC TA-SOLID CAPACITOR-FXC: 1UF -20% 25WVDC CER	28480 28480 56289 56289 28480	0150-0050 0150-0084 1500226 x901582 1500156 x902082 0160-3060
A7C16 A7C17 A7C18 A7C19 A7C20	015C-CG5C 0160-3878 0160-3060 016C-2141 0180-0228	1	CAPACITOR-FXC 1000PF +80-20% LCGCMVDC CAPACITOR-FXC 1000PF +-20% 100MVDC CER CAPACITOR-FXC .1UF +-20% 25MVDC CER CAPACITOR-FXC .680PF +-20% 1000MVDC CER CAPACITOR-FXD; 22UF+-10% 15VDC TA-SOLID	28480 28480 28480 28480 56289	0150-0050 0160-3878 0160-3060 0160-2141 1500226X901582
A7C21 A7C22 A7C23 A7C24 A7C25	016C-3878 0150-0084 016C-3060 018C-C160 0180-C058	1 2	CAPACITOR-FXC 1000PF +-202 100 b v DC CER CAPACITOR-FXC -1UF +80-20% 100 b v DC CER CAPACITOR-FXC -1UF +-20% 25 b v V DC. CER CAPACITOR-FXG: .22 UF +-20% 35 v C TA-SOLID CAPACITOR-FXC: 100 UF +-20% 20 v DC TA	28480 28480 28480 56289 56289	0160-3873 0150-0084 0160-3060 1500226 X0035R2 150D1 07 X0020S2
A7C26 A7C27 A7C28 A7C29	016C-306C 018C-CC58 016O-3060 018O-2472	1	CAPACITOR-FXC -luf +-20% 25WVDC CER CAPACITOR-FXC: 100UF+-20% 20WDC TA CAPACITOR-FXD -luf +-20% 25WVDC CER CAPACITOR-FXC: 145CUF+75-10% 35VDC AL	28480 56289 28480 28480	0160-3060 1500107x0020S2 0160-3060 0180-2472
A7CR1 A7CR2 A7CR3 A7CR4 A7CR5	1964-0026 1961-0638 1901-6519 1961-6519 1502-3171	1	CIODE: MULT; FULL WAVE BRIDGE RECTIFIER DIODE: MULT; FULL WAVE BRIDGE RECTIFIER CIODE-SWITCHING 50NS 200V DICDE-SWITCHING 50NS 200V CIODE-ZNR 11V 5% DC-7 PD-4M TC-+-062%	04713 28480 28480 28480 04713	MDA922-3 1901-0638 1901-0519 1901-0519 SZ 10939-194
A7CR6 A7CR7 A7CR8 A7CR9 A7CR10	1684-02C1 1501-0515 1501-0519 1902-0041 1901-0515	2	THYRISTOR: SCR: JECEC CIODE-SWITCHING SONS 200V CIODE-SWITCHING SONS 200V OIODE-ZNR 5-11V 5% DC-7 PD=-4W TC= DIODE-SWITCHING SONS 200V	04713 28480 28480 94713 28480	2N5061 1901-0519 1901-0519 52 10939-98 1901-0519
A7CR11 A7CR12 A7CR13 A7CR14 A7CR15	1864-0217 1884-0217 1902-0025 1902-3149 1902-0025	2 2	THYRISTOR; SI TRIAC THYRISTOR; SI TRIAC CIODE-ZNR 10V 5% DC-7 PD=_4W TC=+_06% CIODE-ZNR 9_09V 5% DC-7 PD=_4W CIODE-ZNR 1CV 5% DC-7 PD=_4W TC=+_06%	28480 28480 04713 04713	1884-0217 1884-0217 SZ 10939-182 SZ 10939-170 SZ 10939-182
A7CR16	1902-3149		CIQDE-ZNR 9.09V 5% DO-7 PD=.4W	04713	SZ 10939-170
A7F1 A7F2 A7F3 A7F4	211G-C446 2110-C446 2110-C438 2110-C438	2	FUSE: 10A 125V FUSE: 10A 125V FUSE 7A 125V SLC-BLO FUSE 7A 125V SLO-BLO	28480 28480 28480 28480	2110-0446 2119-0446 2110-0438 2110-0438
A7L1	9100-1788		COIL: FXD: NCN-MOLDED RF CHOKE: .75UH	02114	VK200-20/4B
A7Q1 A7Q2 A7C3 A7Q4 A7Q5	1854-G574 1653-G364 1654-C574 1653-G317 1853-C217	1	TRANSISTER NPN SI FD=500MW FT=125MMZ TRANSISTOR TC=22 PD=40W TRANSISTOR NPN SI FD=500MW FT=125MMZ TRANSISTOR PNP SI CHIP PD=625MW TRANSISTOR PNP SI CHIP PD=625MW	28480 04713 28480 28480 23480	1854-0574 MJE-701 1854-0574 1853-0317 1853-0317
A7C6 A7C7 A7C8 A7C5	1654-CC71 1854-0C71 1852-0365 1854-C640	1 1	TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR NPN SI PD=300MW FT=200MMZ TRANSISTOR SI PD=90M TRANSISTOR SI PD=90W	28480 28480 04713 04713	1854-0071 1854-0071 MJE2901K MJE2801K
A7R1 A7R2 A7R3 A7R4 A7R5	0 663-3635 0 683-5125 0 683-3335 0 683-3025 0 683-1045	1 1 2 1	RESISTOR 36K 5% -25M CC TUBULAR RESISTER 5-1K 5% -25M CC TUBULAR RESISTOR 33K 5% -25M CC TUBULAR RESISTOR 3K 5% -25M CC TUBULAR RESISTOR 100K 5% -25M CC TUBULAR	01121 01121 01121 01121 01121	C83635 C85125 C83335 C83025 C81045
A7R6 A7R7 A7R8 A7R5 A7R10	0683-3035 0683-3035 0683-6235 0683-3035 0683-3035	2	RESISTOR 3CK 5% -25M CC TUBULAR RESISTOR 30K 5% -25M CC TUBULAR RESISTOR 62K 5% -25M CC TUBULAR RESISTOR 30K 5% -25M CC TUBULAR RESISTOR 30K 5% -25M CC TUBULAR	01121 01121 01121 01121 01121	CB3035 CB3035 CB6235 CB3035 CB3035
A7R11 A7R12 A7R13 A7R14 A7R15	0811-1827 0663-2025 0663-6235 0683-1835 0757-0917	1	RESISTOR -1 CHM 10% 3M PW TUBULAR RESISTOR 2K 5% -25% CC TUBULAR RESISTOR 62K 5% -25% CC TUBULAR RESISTOR 18K 5% -25% CC TUBULAR RESISTOR 510 OHM 2% -125% F TUBULAR	91637 01121 01121 01121 24546	CW28-1 CB2025 CB6235 CB1835 C4-1/8-T0-511-G

Table 7-17. A7 Replaceable Parts for Series 1428A and Below (Continued)

Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A7R16 A7R17 A7R18 A7R19 £7R20	0761-0054 0757-0439 2100-2457 0757-0556 0683-2025	1 2	RESISTCR 330 OHM 5% IW MO TUBULAR RESISTOR 6.81K 1% .125W F TUBULAR RESISTCR: VAR: TRMR: ZKCHM 10% C RESISTCR 22K 2% 1.125W F TUBULAR RESISTCR 22K 2% 1.25W CC TUBULAR	24546 24546 19701 24546 01121	FP32-1-T00-331-J C4-1/0-T0-6811-F ET50W202 C4-1/0-T0-2202-G C82025
A7R 21 A7R 22 A7R 23 A7R 24 A7R 25	0683-51C5 0683-2015 0757-C439 210C-2497 0757-C556	7	RESISTER 51 OHF 5% -25m CC TUBULAR RESISTER 200 OHM 5% -25m CC TUBULAR RESISTER 6.81k 1% -125m F TUBULAR RESISTER: VAR: TRME: 2KOHM 10% C RESISTER 22K 2% -125m F TUBULAR	01121 01121 24546 19701 24546	CB5105 CB2015 C4-1/8-T0-6811-F ET50M202 C4-1/8-T0-2202-G
A7R26 A7R27 L7R25 A7R29 A7R30	G757-C959 G757-C917 G683-C565 G683-1025 G663-1025	1	RESISTOR 30K 2% -125W F TUBULAR RESISTOR 510 OFM 2% -125W F TUBULAR RESISTOR 5-6 OFM 5% -25W CC TUBULAR RESISTOR 1K 5% -25W CC TUBULAR RESISTOR 1K 5% -25W CC TUBULAR	24546 24546 01121 01121 01121	C4-1/8-T0-3002-G C4-1/8-T0-511-G C85665 C81025 C81025
A7R21 A7R32 A7R33 A7R34 A7R35	C811-1827 O683-2335 O683-2025 O683-1005 O683-1005		RESISTER -1 CHM 103 3M PM TUBULAR RESISTER 33K 53 -25M CC TUBULAR RESISTER 2K 53 -25M CC TUBULAR RESISTER 10 OHM 53 -25M CC TUBULAR RESISTER 10 OHM 53 -25M CC TUBULAR	91637 01121 01121 01121 01121	CM28-1 C03335 C82025 C81005 C81005
A751	3 10 3 - 00 32		SWITCH-THRM FXD 194F 3A OPN ON RISE	28480	3103-0032
A7U1 A7U2 A7U3 A7U4	1826-CC24 1826-C147 1205-C219 1826-0166 1826-C032	1 1 2	IC LIN MC 1469F REGULATOR IC LIN REGULATCR MEAT-DISSIPATOR: SGL; SHUNT PKG IC LIN REGULATCR IC LIN MC 1463R REGULATOR	04713 07263 28480 07263 04713	MC1469R 7812UC 1205-0219 7815UC MC1463R
A7US	1826-C1C6		IC LIM REGULATOR	07263	7815UC
į					




Figure 7-22. Wiring for Primary Power Circuit (Series 1340A through 1438A)




Figure 7-23. A7 Linear Regulator Assembly, Series 1412A




Figure 7-24. A7 Component Locator, Series 1412A




Figure 7-25. A9 Component Locator, Series 1332

SECTION VIII

SCHEMATIC DIAGRAMS

8-1. SCHEMATIC DIAGRAMS

8-2. This section contains schematic diagrams, assembly and chassis part locators, component locators, block diagrams, waveforms, test points, and troubleshooting information. The schematics are presented in assembly number order A1 through A19. The component, chassis, and assembly locators show the location by reference designator. The block diagrams give a simplified block of the corresponding schematic diagram.

8-3. SCHEMATIC DIAGRAM NOTES, ASSEMBLY NUMBERS, AND REFERENCE DESIGNATORS

8-4. Figure 8-1 shows the symbols used on the schematic diagrams. The bottom of Figure 8-1 shows the method for assigning reference designators, assembly numbers, and subassembly numbers.

8-5. Reference Designations

8-6. Assemblies such as printed-circuit boards are assigned numbers in sequence, A1, A2, etc. As shown in Figure 8-1, subassemblies within an assembly are given a subordinate A number. For example, rectifier subassembly A1 has the complete designator of A25A1. For individual components, the complete designator is determined by adding the assembly number and subassembly number, if any. For example, CR1 on the rectifier assembly is designated A25A1CR1.

8-7. Identification Markings on Printed-Circuit Boards

- 8-8. HP printed-circuit boards (see Figure 8-1) have four identification numbers; an assembly part number, a series number, a revision letter, and a production code.
- 8-9. The assembly part number has 10 digits (such as 05345-60009) and is the primary identification. All assemblies with the same part number are interchangeable. When a production change is made on an assembly that makes it incompatible with previous assemblies, a change in part number is required. The series number (such as 1340A) is used to document minor electrical changes. As changes are made, the series number is incremented. When replacement boards are ordered, you may receive a replacement with a different series number. If there is a difference between the series number marked on the board and the schematic in this manual, a minor electrical difference exists. If the number on the printed-circuit board is lower than that on the schematic, refer to Section VII for backdating information. If it is higher, refer to the loose leaf manual change sheets for this manual. If the manual change sheets are missing, contact your local Hewlett-Packard Sales and Service Office. See the listing on the back cover of this manual.
- 8-10. Revision letters (A, B, etc.) denote changes in printed-circuit layout. For example, if a capacitor type is changed (electrical value may remain the same) and requires different spacing for its leads, the printed-circuit board layout is changed and the revision letter is incremented to the next letter. When a revision letter changes, the series number is also usually changed. The production code is the four-digit, seven-segment number used for production purposes.

Table 8-1. Signal Line Descriptions and Destinations

- 1. Static Control Line (SCL). Stays in one state throughout measurement or while controlled externally.
- 2. Dynamic Control Line (DCL). Changes state during some phase of measurement.
- 3. Signal Line (SL). Dynamic line changing state at some frequency. Directly used in measurement, e.g., Channel A input signal or a derivative, or Time Base signal or a derivative.
- 4. Clock Line (CL). Dynamic line changing state at some frequency. Initiates a sequence of events.
- 5. Data Line (DL). Code line carrying measurement information. Changes state with new data.

MNEMONIC ABBREVIATIONS	I .	ECTOR PINS	DESCRIPTION
ADDREVIATIONS	FROM	то	
A-B SW	A12B(20), S8	A10A(14), A16(35)	A-B Switch (SCL-TTL). Used in START to totalize Channel A counts plus Channel B counts or Channel A counts minus Channel B counts. In remote operation, line is controlled by A12. When not in remote, line is controlled by S8. A+B mode forces line Low.
ADD	A15A(11)	A13A(11)	(DCL-TTL). Used during process cycle. Instructs Add/Subtract circuit on A13 to perform addition (High) or subtraction (Low).
ARM	A11B(17)	A10B(17)	(DCL-TTL). Goes Low after rundown of sample rate to set Arm F-F (A10). Can be forced Low by PI ARM, FORCED ARM, ST+STP, or a reset.
ARMED	A10B(7)	A2P1(7), A17J1(13) via A17J2(39), A16(13)	(DCL-TTL). Goes High when Arm F-F (A10) sets. Causes front panel ARM lamp to light. Instructs plug-in that counter is armed.
ASTERISK	A7B(Ī)	A2P1(9)	(DCL-TTL). A result of the OSC HTR line (A18) going High to indicate that the oscillator oven temperature is too low. Also active from DIG ASTERISK line being set High by Asterisk F-F on A15.
AUT	A14B(3)	A13B(3)	Automatic (SCL-TTL). When Low, used to select the multiplier from QMC in automatic routine. Goes High when a fixed display position code (manual mode) is selected for use.
AUT+AUT SC • LOC MUL	A13A(13)	A14A(13)	Auto or Auto Single Cycle and Local Multiplier (DCL-TTL). Causes auto decimal point alignment routine when DISPLAY POSITION switch is set to AUTO. Causes a single auto decimal point alignment routine when switch is not in AUTO (manual) and a reset is generated.
AUT DP ALN	A15B(1)	A14B(1)	Auto Decimal Point Align (DCL-TTL). A qualifier line that goes Low to indicate that the decimal point is properly aligned and the correct multiplier is selected during Auto display.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC		ECTOR PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
AUT SC	A11B(15)	A13B(15)	Auto Single Cycle (DCL-TTL). Generated on A11 when counter is reset while in manual mode and not remotely programmed. Forces one measurement in auto mode to align decimal point and multiplier. Causes generation of AUT+AUT SC • LOC MUL qualifier from A13.
COMP DUMP	A12A(18)	A14A(18)	Computer Dump (DCL-TTL). An externally programmed condition. This line is a qualifier signal. It causes the DR to output 32 characters to A12 for the output routine. The first 16 characters are from the DR and the next 16 from the NR.
DC = DS	A15A(17)	A14A(17)	Digit Counter Equals Digit Storage (DCL-TTL). Active Low qualifier line, indicating that sufficient divisions have occurred to produce proper resolution for gate time being used. DS contains number of digits that were in time scaler. DC increments with each digit that is resolved during division process.
DC SER OUT A DC SER OUT B DC SER OUT C	A15A($\overline{16}$) A15A($\overline{13}$) A15A($\overline{18}$)	$\begin{array}{c} A12A(\overline{15}) \\ A12A(\overline{13}) \\ A12A(\overline{12}) \end{array}$	Digit Counter Serial Output (DCL-TTL). The three line code controls the order of output data from A12. See Table 4-2, A12 ROM Sequence.
DC = 0	A15A(17)	A14A(17)	Digit Counter Equals zero (DCL-TTL). Active High qualifier line. Sometimes used as qualifier director. Also used to determine value of other counters, e.g., QMC=0 • DC=0.
DC = 8	A15B(4)	A14B(3)	Digit Counter Equals Eight (DCL-TTL). Active High qualifier, indicating the digit counter serial output ROM sequence is complete and processor should return to main processor program.
DECADE RST	A10A(17)	A9A(17)	Decade Reset (DCL-TTL). Resets Time and Events scalers on A11. Goes High with SET AUT SC or RST FRONT END when ST+STP line is Low.
DIG ASTERISK	A15B(8)	A7B(1)	Digit Asterisk (DCL-TTL). A result of setting the Asterisk F-F on A15. Conditions for setting F-F are overflow, underflow, or factitious zeros.
DISP CLK	A14B(6)	A2P1(3), A15B(6)	Display Clock (CL-TTL). Used during display cycle to strobe time and events scalers and data from DR at a slower rate than normally available. The signal is a divided version of DPLK CLK, which is, itself, derived from ROM CLK. DISP CLK is sent to A15, where it is converted to REG CLK for use in the display cycle strobing.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC ABBREVIATIONS	1	ECTOR PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
DISP CLK EN	A15B(9)	A2P1(14) via A16(54), A11B(12), A13B(8)	Display Clock Enable (DCL-TTL). At start of display cycle, goes High to enable anode driver circuit (A2). Turns on Sample Rate circuit (A11). Allows circuit on A13 to decide if it will output a twelfth DRC code to light the minus sign.
DISP STR/INH PROC	A17J1(15) via A17J2(35)	A10B(22), A14A(22)	Display Storage/Inhibit Processor (DCL-TTL). Time shared control line from processor. Active when plug-in is storing the mainframe display. Can cause processor to calculate a 14 digit quotient result when more than one division process is required. When Low, it also prevents a process cycle by keeping the INIT PROC line High.
DP A	A14B(14) A17J1(43) via A17J2(27)	A2P1(15), A15B(14), A16(1)	
DP B	A14B(17) A17J1(7) via A17J2(51)	A2P1(12), A15B(17), A16(3)	
DP C	A14B(18) A17J1(8) via A17J2(49)	A2P1(16), A15B(18), A16(5)	Decimal Point (DL-TTL). A2 assembly uses code to light decimal point in the display. A15 assembly uses code to help determine placement of decimal point and proper annunciator. The A14 assembly usually outputs the code on these lines,
DP D	A14B(15) A17J1(20) via A17J2(29)	A2P1(17), A15B(15), A16(2)	but can also accept a decimal point code from the plug-in on the same lines.
DP E	A14B(13) A17J1(17) via A17J2(33)	A15B(13)	
DP F	A14B(16) A17J1(6) via A17J2(53))	
DPLK CLK	A15B(18)	A14B(18)	Decimal Point Locator for K, Clock (CL-TTL). In the display cycle, this line is divided by 8 and results as DISP CLK. When DPLR <dplk, the<br="">line is used to decrement the DPLK counter until the decimal point codes are equal.</dplk,>
DPLR CLK	A15B(15)	A14B(15)	Decimal Point Locator for Result, Clock (DCL-TTL). This line clocks the DPLR counter. Used in decimal point alignment.
DPLR UP	A15B(7)	A14B(7)	Decimal Point Locator for Result Up (DCL-TTL). When High, allows each DPLR CLK pulse to decrement the DPLR counter (A14). When Low, allows each clock pulse to increment the counter.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	CONNE AND F	CTOR	DESCRIPTION
ABBREVIATIONS	FROM	то	
DPLK1	$\mathbf{A}15\mathbf{B}(\overline{6})$	A14B(6)	Decimal Point Locator for K Assign minus one (DCL-TTL). Used as a reset signal for the DPLK counter. Sets the counter's output lines (A,B,C, D,E, and -/+) High.
DPLK-DPLK_PI	A15B(17)	A14B(17)	DPLK Assign DPLK with Plug-In (DCL-TTL). Active Low ROM command. Causes decimal point data from plug-in to be sent to mainframe DPLK counter (A14).
DPLR1	A15B(16)	A14B(16)	Decimal Point Locator for Result Assign minus one (DCL-TTL). Used as a reset signal for the DPLR counter. Sets all counter outputs High.
DPLR=+	A14B(22)	A15B(22)	Decimal Point Locator for Result Equals Plus (DCL-TTL). Goes High to indicate that decimal point is in viewable range. Combines with NANO MULT line (both Low) to force an auto decimal point align (AUTO DP ALN line).
DPLR<16	A14A(20)	A12A(21)	Decimal Point Locator for Result is less than 16 (DCL-TTL). Qualifier used to determine the direction the decimal point is away from the quotient's MSD. Also, used in determining when to output the decimal point in the output routine (A12).
DR A	A13A(7) A17J1(63) via A17J2(21)	A2P1(4), A16(21)	
DR B	A13A(5) A17J1(57) via A17J2(19)	A2P1(5), A16(19)	Denominator Register (DL-TTL). When the PI XMT line is High, the DR outputs its data on these lines to the display and the plug-in. When
DR C	A13A(6) A17J1(61) via A17J2(26)	A2P1(4), A16(26)	PI XMT is Low, the DR accepts data from the plug-in.
DR D	A13A(6) A17J1(59) via A17J2(27)	A2P1(5), A16(27)	
DRC-0	A15A(12)	A13A(12)	Denominator Register Counter Assign Zero (DCL-TTL). Active Low ROM command. Resets the DR counter to zero. Required after every display state, since display state could leave counter at any location.
DR CLK EN	A15A(22)	A13B(21)	Denominator Register Clock Enable (DCL-TTL). When High, allows the DR counter outputs to increment with each REG CLK pulse.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC ABBREVIATIONS	CONNECTOR AND PINS		DESCRIPTION
ABBREVIATIONS	FROM	то	
DR EN A DR EN B DR EN C	A15B(21) A15A(8) A15A(9)	A13B(21) A13A(8) A13A(8)	Denominator Register Enable (DCL-TTL). Presents a 3-line code to the DR (A13) that controls and directs the shifting of data to and from the register.
DRC A	A13A(19)	A2P1(15) via\ A16(23), A11A(19)	
DRC B	A13A(20)	A2P1($\overline{12}$) via A16(25), A11A($\overline{20}$)	Denominator Register Counter (DCL-TTL). A 4-line code used to strobe data out of the scalers >(A11). Also used to strobe measurment data out
DRC C	A13A(21)	A2P1($\overline{16}$) via A16(10), A11A($\overline{21}$)	
DRC D	A13A(13)	A2P1(17) via A16(8), A11A(13)	
DS<3	A15A(20)	A14A(20)	Digit Storage Less Than Three (DCL-TTL). A qualifier line that, when High, indicates the resolution of measurement is less than three digits. Causes the decimal point and multiplier to remain in their current positions.
EFC	A8A(4, 4)	A18(6, 6)	Electronic Frequency Control. Used to control the frequency of the internal oscillator (A18) when using an external standard. Line varies from -10V to +5V and causes VCO on A18 to phase lock internal oscillator to external standard.
EVT GATE	A9B(19)	A10B(19)	Event Gate (DCL-ECL). Goes Low when the Event Gate F-F sets. Causes front panel GATE lamp to light and MEAS TIME line to enable Excessive Gate Time F-F (A11). Starts process cycle when EVT GATE and TIME GATE go High to cause INIT PROC to go Low. Initiates signal for GATE OUTPUT jack.
EVT+RAT+ST+STP	A10B(4)	A14B(1)	Events or Ratio or Start or Stop (SCL-TTL). A result of decoding the FUNCTION switch code. Line is High in any of these modes. Used as a qualifier to indicate to the processor which function has been selected.
EVT SCLR A EVT SCLR B EVT SCLR C EVT SCLR D	A11A($\overline{16}$) A11A($\overline{15}$) A11A($\underline{9}$) A11A($\overline{10}$)	A13A(16) A13A(15) A13A(9) A13A(10)	Events Scaler (DL-TTL). At beginning of process cycle, these lines transfer Events Scaler data (in BCD) from A11.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	CONNECTOR AND PINS		DESCRIPTION
ABBREVIATIONS	FROM	то	
$\begin{array}{c} \overline{\text{EVT SCLR A}_0} \\ \overline{\text{EVT SCLR B}_0} \\ \overline{\text{EVT SCLR C}_0} \\ \overline{\text{EVT SCLR D}_0} \end{array}$	A9A(5) A9A(6) A9A(<u>5</u>) A9A(8)	A11A(5) A11A(6) A11A(5) A11A(8)	Event Scaler (DL-EECL). A four-line code from a divide-by-10 stage in the events scaler (A9). At the end of the gate time, this decade holds the least significant digit in the event count.
EVT SCLR A1	A9A(7)	A11A(7)	Events Scaler A1 (SL-ECL). Derivative of Channel A signal. Has been divided by 20 in scaler on A9 before being sent to remainder of scalers on A11. Complement of EVT SCLR A1.
EVT SCLR A1	A9A(6)	A11A(16)	Events Scaler A1 (SL-ECL). Derivative of Channel A signal. Has been divided by 20 in scaler on A9 before being sent to remainder of scalers on A11. Complement of EVT SCLR A1.
EXT AB	A10A(20)	A9A(16)	External AB (SCL-EECL). Controlled from plugin by SEL A•B. When SEL A•B is High, EXT AB is Low and allows the mainframe's channel A and B signals to be used. When SEL A•B is Low, EXT AB is High and allows the mainframe to use the plug-in's Channel A AND B signals. Also turns off Schmitt trigger circuits on A4, preventing front panel signals from entering control circuits on A9.
EXT C	A10B(14)	A9B(14)	External C (SCL-EECL). Controlled from plug-in by SEL C line. Used when measuring events of Channel C occurring between Channel A pulse and Channel B pulse. Causes Time Scaler to accept Channel C signal instead of Time Base signal.
EXT OUT EN	A15A(9)	A12A(8)	External Out Enable (DCL-TTL). An active Low ROM command. Used with FLAG command on A12 to generate Data Valid (DAV) signal to the recording device.
FP CHK	A4P2(18)	A10A(8, 8)	Front Panel Check (SCL-TTL). Combined on A10 with the FUNCTION switch codes. Operational only when using front panel controls. Forces selection of A+B, regardless of ACCUM MODE START/STOP switch position. Causes TEST line to select 100 MHz test signal for measurement and turn off front panel input trigger circuits.
FP DISP POS A	S5, A4J1(4), A4J2(12)	A14B(10)	Front Panel Display Position (SCL-TTL). The
FP DISP POS B	$\begin{array}{c c} S5, A4J1(\overline{5}), \\ A4J2(\overline{11}) \end{array}$	A14B(11)	4-line code fixes the decimal point position in the display. The DPLR counter is incremented or
FP DISP POS C	S5, A4J1(3), A4J2(13)	A14B(9)	decremented until its code equals the FP DISP POS code.
FP DISP POS D	S5, A4J1(4), A4J2(11)	$A14B(\overline{12})$	

Table 8-1. Signal Line Descriptions and Destinations

CONNECTOR AND PINS		DESCRIPTION
FROM	то	
S1 via A4J1(9), A5(7)	A10A(6)	Front Panel Function (SCL-TTL). When using front panel controls, lines provide a 3-line code
S1 via A4J1(10),	A10A(5)	to program the desired operating mode (freq, period, TI, etc).* Code list is on the switch schematic. Codes are decoded on A10 to provide
S1 via A4J1 <u>(8),</u>	A10A(4)	several static control lines.
A5(6)		*These lines are selected for use when \overline{RMT} is High.
S4 via A4J1 $(\overline{9})$,	A11A(18)	Front Panel Gate Time (SCL-TTL). When using front panel controls, lines provide a 4-line code to
S4 via A4J1(7),	A11A(19)	program the desired gate time (1s, 1μ s, etc.). These lines are selected for use when \overline{RMT} ,
S4 via $A4J1(\overline{6})$, $A5(8)$	A11A(20)	PROC BUSY, and PI DISP POS/GT SEL lines are High. Code list is shown on switch schematic.
S4 via A4J1(7), A5(8)	A11A(14)	Lines are decoded to enable one of the Time Scalers (A11) to output a 5 code.
A10B(2 1), A12B(21)	A11B(21)	(DCC-TTL) Causes counter to arm when EXT CONTROL jack receives an arm pulse with switch in EXT ARM position or in remote operation.
S1 FUNC SW	A11A(21)	Function Switch Reset (DCL-TTL). A reset signal generated between switch positions of FUNC-TION switch. Not active when in remote operation. Generates lamp test. Forces a single automatic measurement while in manual by activiating AUT SC and SET AUT SC. Causes RST lines to go Low.
A10A(15)	A9A(15)	(DCL-ECL) When High (-0.7V), enables Event Gate F-F (on A9) to set with next Channel A pulse. Complements GATE ARM line.
A10A(16)	A9A(16)	(DCL-ECL) When Low (-1.4V), enables Event Gate F-F (on A9) to set with next Channel A pulse. Complements GATE ARM line.
A10B(12)	J4 (rear panel)	Allows counter's main gate/arm circuits to be controlled from external source. Requires 0V to -1V pulse.
A10A(9, 9)	A2P1(7), A16(7)	Gate Light (DC-TTL). Used to light the GATE lamp on A1. Goes Low with first Channel A pulse after counter is armed. Line stays Low for 40 ms after main gate closes, then returns High to turn off light.
A10A(19)	A9A(15)	Gate Reset (DCL-ECL). Rests the Event Gate and Time Gate flip-flops on A9. Generated by SET AUT SC or RST FRONT END when ST+STP is High.
	FROM S1 via A4J1(9),	FROM TO S1 via A4J1(9), A10A(6) A5(7) S1 via A4J1(10), A5(6) S1 via A4J1(8), A5(6) S1 via A4J1(8), A5(5) S4 via A4J1(7), A11A(19) A5(8) S4 via A4J1(7), A11A(19) A5(8) S4 via A4J1(7), A11A(14) A5(8) A10B(21), A11B(21) S1 FUNC SW A10A(15) A10A(16) A9A(15) A10A(16) A10A(17) A10A(17) A10A(18) A9A(18) A10A(18)

Table 8-1. Signal Line Descriptions and Destinations

Table 8-1. Signal Line Descrip CONNECTOR			
MNEMONIC ABBREVIATIONS	AND PINS		DESCRIPTION
	FROM	то	
GATED RFD	A12A(10)	A14A(9)	Gated Ready for Data (DCL-TTL). A qualifier that instructs the processor to output a character from A12 to the Interface Bus.
GATED DAC	A12A(20)	A14A(19)	Gated Data Accepted (DCL-TTL). A qualifier line that indicates to the processor that the recording device has received the character, hence the processor prepares to output the next character.
GT+DISP POS RST	S4, S5 via A5(10)	A10A(22)	Gate Time or Display Position Reset (SCL-TTL). A reset signal generated between switch positions of GATE TIME switch or DISPLAY POSITION switch. Causes RST and LAMP TEST lines to go Low, but does not produce a single auto measurement while in manual mode (AUT SC and SET AUT SC lines) as would the front panel RESET switch.
HOLD	A12A(9), SAMPLE RATE POT via A5(7) & A4(8)	A11A(12)	(SL-TTL) When High, causes counter to hold displayed measurement, indefinitely. Prevents sample rate circuit on A11 from turning on and prevents the counter from rearming (A10).
Hz LITE	A10A(7)	$\begin{array}{c} \mathbf{A1J1}(\overline{21}), \\ \mathbf{A2P1}(\overline{8}) \text{ via} \\ \mathbf{A5}(\overline{7}), \mathbf{A16}(20) \end{array}$	Hertz Light (SCL-TTL). A result of decoding the function codes on A10. Goes Low to turn on the front panel Hz light for frequency measurements.
INIT PROC	A10B(5)	A14B(5)	Initialize Processor (DCL-TTL). Signals the beginning of the process cycle. Goes Low when measurement cycle is complete and the main gate closes.
INP LEVEL A	A4P2(12) via A5(12)	A9B(17)	Input Level A. DC voltage that is variable from +0.5V to -0.5V with front panel LEVEL pot. Voltage determines trigger point. Line provides voltage to rear panel jack.
INP LEVEL B	A4P2(18) via A5(18)	A9B(16)	Input Level B. DC voltage that is variable from +0.5V to -0.5V with front panel LEVEL pot. Voltage determines trigger point. Line provides voltage to rear panel jack.
K DATA/PI INH ARM	A17J1(40) via A17J2(36)	A11B(<u>20)</u> , A14A(<u>15</u>)	K Data/Plug-In Inhibit Arm (DCL-TTL). Time shared control line from plug-in. K DATA indicates that K data is available from plug-in. Causes processor to select K data routine. PI INH ARM allows plug-in to control counter's measurement phase by inhibiting the arming.
LAMP TEST	A8A(3, 3), A11A(22)	A2P1(3) via A16(9), A13A(22)	(DCL-TTL) When Low, causes lamp test condition. Activated by excessive gate time, a reset signal, or by attempt to lock an external frequency standard to internal oscillator.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC ABBREVIATIONS	CONNECTOR AND PINS		DESCRIPTION
ADDREVIATIONS	FROM	то	
LOAD MS	A15B(5)	A11B(<u>16</u>), A13B(<u>6</u>)	Load Multiplier Storage (DCL-TTL). Clocks the annunciator code of QMC or the Remote Multiplier into the Multiplier Storage flip-flops (A13) during auto mode. Clocks Auto Single Cycle flip-flop (A11) after a manual reset to generate one auto measurement while in the manual mode.
LOC MULT	A13B(5)	A14B(4)	Local Multiplier (SCL-TTL). Goes Low only when the RMT MULT lines are <i>not</i> being used. Indicates source of MULT code to qualifier board for purpose of altering internal program flow.
MEAS TIME	A10B(18)	A11B(18), A17J1(42) via A17J2(28)	Measurement Time (DCL-TTL). When Low, prevents Excessive Gate Time F-F from setting as scaler data is fed to processor. When High, enables the Excessive Gate Time F-F (A11). High for duration of actual measurement time. Signal indicates to plug-in that mainframe is in measurement phase.
MIN GATE TIME	$A11B(\overline{2})$	A10B(2), A14B(14)	Minimum Gate Time (SCL-TTL). Goes High when GATE TIME lines are decoded in A11 to detect MIN. Prevents NOISE CONTROL from going Low when not in START or STOP. Used to set Resolution F-F (A10) when TIME GATE goes Low to stop measurement on next channel A pulse. Used as qualifier to A14.
MSB	A15B(20)	A15B(19)	Most Significant Bit (DCL-TTL). Used in conjunction with state variable lines (SV1(T), etc.) to address ROMs. Used with one set of state variable codes to output two sets of ROM program codes. When MSB=1, addresses locations 128 to 256; when MSB=0, addresses locations 0 to 127.
MULT STR A	A13A(3)	A1J1(19), A2P1(11), A12A(3), A16(18)	
MULT STR B	A13A(3)	A1J1(18), A2P1(11), A12A(3), A16(22)	Multiplier Storage (DCL-TTL). Stores the QMC code that represents the annunciator. Sends this code to A1 and A2 to display annunciator and to A12 when outputting measurement result.
MULT STR C	A13A(4)	A1J1(17), A2P1(10), A12A(4), A16(24)	·

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	CONNECTOR AND PINS		DESCRIPTION
ABBREVIATIONS	FROM	то	
MV EXT	External Source	A15B(16)	Multivibrator External (SCL-TTL). An externally applied signal used to step the counter through its timing sequence at a rate convenient for troubleshooting. Must be used with another external signal, MV EXT EN. External signal must be TTL.
MV EXT EN	External Source	A15B(11)	Multivibrator External Enable (SCL-TTL). When Low, it disables the MV from generating the processor timing and associated pulses; ROM CLK, MSB, WORD DBL CLK, etc. It allows substitution of an external signal on the MV EXT line to produce these timing pulses at a convenient rate for troubleshooting. External signal must be TTL.
NANO MULT	A10A(22)	A1J1(17), A2P1(10), A12A(22), A14A(22), A15A(22), A16(12)	Nano Multiplier (SCL-TTL). A result of decoding the function codes on A10. High for a period or time interval measurement. Used as a qualifier in A14 to determine whether DPLR should be incremented or decremented. Used in A15 to help force a decimal point alignment for sub-nanosecond T.I. measurements. Used in A1 and A2 to change annunciator coding. Used in A12 talk mode to indicate the exponent is >1 or <1, e.g., M or μ .
NOISE CONTROL	A10B(15)	A8A(5, 5)	(SCL-TTL). Goes Low to turn on Noise Generator (A8) to noise modulate the time base signal. Goes Low when GATE TIME switch is not set to MIN while GATE CONTROL switch is set to EXT GATE or when FUNCTION switch is set to TIME INT A to B.
NR CLK EN	A15A(12)	A13A(10)	Numerator Register Clock Enable (DCL-TTL). Active during process cycle for purpose of shifting data. Each time it goes High, it enables the NR counter to be clocked by REG CLK.
NR EN A NR EN B	A15A(7) A15B(10)	A13A(7) A13B(11)	Numerator Register Enable (DCL-TTL). Presents a 2-line code to the NR (A13) that controls and directs the shifting of data to and from the register.
NR(NRC)=0 • QMC=0	A13A(19)	A14A(19)	Numerator Register (NR Counter) Equals Zero and Quotient Multiplier Counter Equals Zero (DCL-TTL). Used in divide routine to determine when the first quotient digit has been calculated. When this occurs, QMC no longer equals zero and another routine is selected.
			·

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	CONNECTOR AND PINS		DESCRIPTION
ABBREVIATIONS	FROM	то	
NR(NRC) >5	A13A(12)	A14A(12)	Numerator Register (NR Counter) Equal to or Greater than five (DCL-TTL). A qualifier signal used to ensure the ±2 count accuracy error is not exceeded. During Period (in MIN) and T.I. (in MIN), only.
PB RST	S3 RESET SW	A11A(7) & A12A(14) via A4 & A5	Pushbutton Reset (SCL-TTL). Goes Low when front panel RESET switch is pushed. Not active when in remote operation. Generates lamp test. Forces a single automatic measurement while in manual by activating AUT SC and SET AUT SC. Causes RST line to go Low.
PER + TI	A10A(11)	A14A(11)	Period or Time Interval (SCL-TTL). A result of decoding the FUNCTION switch code. Line is High if counter is in either mode. Used as a qualifier to indicate to the processor which function has been selected.
PI ARM	A17J1(41) via A17J2(30)	A11B(19)	Plug-In Arm (DCL-TTL). Goes Low to allow plug-in to arm counter.
PI CH A	W5J1(2)	A16J3, A9A(18)	Plug-In Channel A (SL-EECL). Substitutes for mainframe Channel A signal as a measurement signal.
РІ СН В	W5J1(5)	A16J2, A9A(21)	Plug-In Channel B (SL-EECL). Substitutes for mainframe Channel B signal as a measurement signal.
рі СН С	W5J1(21)	A16J1, A9B(8)	Plug-In Channel C (SL-EECL). Measurement signal from plug-in. Used for an events measurement, i.e., where PI CH C pulses accumulate in Events Scaler (A11) during time between Channel A pulse and Channel B pulse.
PI CLK	A15B(12)	A17J1(16) via A17J2(34)	Plug-in Clock (CL-TTL). Used to clock K DATA, N DATA, or plug-in data from the plug-in.
PI CLK EN	A15A(6)	A17J1(21) via A17J2(26)	Plug-In Clock Enable (DCL-TTL). Enables plug-in's counter to clock K data, N data, or plug-in data from plug-in.
PI DATA	A17J1(14) via A17J2(37)	A10B(8), A14B(7)	Plug-In Data (DCL-TTL). Goes Low to request 16 BCD digits and a decimal point code from the plug-in. Data is sent in Giga or Nano units.
PI DISP POS/GT SEL	A17J1(10) via A17J2(45)	A11B(3), A14B(20)	Plug-In Display Position/Gate Time Select (SCL-TTL). Enables counter to accept gate time codes or display position codes from plug-in.
1			

Table 8-1. Signal Line Descriptions and Destinations

CONNECTOR MNEMONIC AND PINS		DESCRIPTION	
ABBREVIATIONS	FROM	то	·
PI FUNC A	A17J1(36) via A17J2(44)	A10B(11)	Plug-In Function (SCL-TTL). Used on A10 to
PI FUNC B	A17J1(11) via A17J2(43)	A10B(9)	operate counter according to selected function of plug-in. Code is enabled for use when 5345
PI FUNC C	A17J1(12) via A17J2(41)	A10B(8)	FUNCTION switch is set to PLUG-IN.
PI INH ANUN	A17J1(35) via A17J2(46)	$A10A(\overline{4})$	Plug-In Inhibit Annunciator (DCL-TTL). Goes Low to blank Hz or SEC lamp during display.
PI INV SIGN	A17J1(27) via A17J2(62)	A15B(20)	Plug-In Invert Sign (DCL-TTL). Allows plug- in to define sign of result data or displayed data being sent to mainframe.
PI GT/DISP POS A	A17J1(9) via A17J2(47)	A11B(5), A14B(19)	Plug-In Gate Time/Display Position (SCL-TTL).
PI GT/DISP POS B	A17J1(28) via A17J2(60)	$\begin{array}{c} A11B(\overline{6}), \\ A14B(\overline{20}) \end{array}$	The 4-line code from the plug-in selects the counter's gate time in A11 when enabled by a
PI GT/DISP POS C	A17J1(30) via A17J2(56)	A11B(9), A14B(22)	Low PI DISP POS/GT SEL signal. The code is used with the same enable signal to select the
PI GT/DISP POS D	A17J1(29) via A17J2(58)	A11B(11), A14B(21)	display position in A14. This code may or may not be used, depending on the selected qualifier.
PI RST	A17J1(34) via A17J2(48)	A11B(20)	Plug-In Reset (SCL-TTL). Signal from the plugin. Line goes Low to reset the 5345. Same type of reset as front panel pushbutton reset (PB RST).
PI SEL	A10A(21)	A17J1(39) via A17J2(38)	Plug-In Select (SCL-TTL). A result of decoding the FUNCTION switch code on A11 (PLUG-IN position code). Enables plug-in measurements to be made.
PI • $[\overline{SIGN}-]+\overline{PI}$ • $[CHK+(\overline{A}-\overline{B})SW]$	A10A(16)	A14A(16)	(SCL-TTL). See Sheet 3M of Processor Flow Chart theory for description.
PI XMT	A14A(12)	A13A(18), A15A(19), A17J1(5) via A17J2(55)	Plug-In Transmit (DCL-TTL). Goes Low to allow the plug-in to transmit data and decimal point into the DR via the bidirectional bus. Allows counter to input minus sign from plug-in by turning off internal sign circuit on A15.
PLUS	A13A(14)	A14A(14)	(DCL-TTL). A14 examines state of this line after a subtraction (all 16 digits) in A13. If line is High, subtraction was successful and another subtraction is attempted. If line is Low, DR was greater than NR (unsuccessful); contents of NR must be shifted one place and subtraction tried again. When Low (after 16-digit subtraction) contents of QMC shift into QR.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	1	NECTOR D PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
PROC BUSY	A15B(8)	A11B(8), A17J1(32) via A17J2(52)	Processor Busy (DCL-TTL). Goes Low during process cycle. An indirect result of INIT PROC. On A11, it causes circuits to select DRC codes for strobing data out of scalers. Inhibits plug-in from sending measurement data.
QMC CLK	A15A(15)	A13A(16)	Quotient Multiplier Counter Clock (CL-TTL). Goes High each time the Add/Subtract circuitry completes a successful subtraction (all 16 digits). The QMC totalizes these subtractions until an unsuccessful subtraction occurs. The count in QMC then shifts into the QR. Also pulses High to determine proper annunicator.
QR EN CLK	A15A(15)	A13A(17)	Quotient Register Enable Clock (DCL-TTL). Active during process cycle for purpose of entering each digit of measurement result into QR. Each time it goes High, it enables the QR counter to be clocked by REG CLK.
QMC = MULT STR	A13A(15)	A14A(15)	Quotient Multiplier Counter Equals Multiplier Storage (DCL-TTL). Used when a remote multiplier (M, K, n, etc.) is programmed in the measurement. Even though the decimal point alignment may be correct, the decimal point may not be in the correct placement for the fixed multiplier. The decimal point is shifted and QMC is clocked until QMC equals MULT STR. When this occurs, this line goes Low and signifies that the decimal point and multiplier properly indicate the number's magnitude. The decimal point may be placed several digits away from the MSD.
QMC−Ø	A15A(14)	A13A(14)	Quotient Multiplier Counter Assign Zero (DCL-TTL). Resets the QMC to a count of zero.
QMC = Ø	A13A(21)	A14A(21)	Quotient Multiplier Counter Equals Zero (DCL-TTL). Active High qualifier used to determine when the QM counter equals zero.
QMC = 6	A13B(19)		Quotient Multiplier Counter Equals Six (DCL-TTL). Active Low qualifier used in the multiplier selected routine to indicate that all multipliers have been examined for possible use. Forces processor to accept the last available multiplier.
QMC = 9	A13B(2)	A14B(2)	Quotient Multiplier Counter Equals Nine (DCL-TTL). Active Low qualifier used to place result of START + STOP, Events, or RATIO in Giga units.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC AND PINS		DESCRIPTION				
ABBREVIATIONS	FROM	то				
QMC = 10	A13B(12)	A14B(12)	Quotient Multiplier Counter Equals 10 (DCL-TTL). An active Low qualifier in the divide routine. Indicates that NR contents are at least 10 times greater than DR contents. Causes the DR contents and decimal point to shift one place to the left.			
QR EN A QR EN B QR EN C	A14A(12) A15B(10) A15A(21)	$\begin{array}{c} A13A(\underline{18}),\\ A15A(\overline{19}),\\ A17J1(5) \text{ via}\\ A17J2(\underline{55})\\ A13B(\overline{10})\\ A13A(\overline{20}) \end{array}$	Quotient Register Enable (DCL-TTL). These lines carry a 3-line code used to control data transfer to and from the QR.			
QR EN A/PI XMT	A14A(12)	A13A(18), A15A(19).	Functionally, this line is considered two separate lines. See individual descriptions for each portion of line name.			
$\overline{QR}(\overline{QRC}) = \overline{BLNK}$	A13A(9)	A14A(9)	Quotient Register (QR Counter) Equals Blank (DCL-TTL). Active Low qualifier. As the QR outputs the contents of its locations, this line goes Low to indicate blank codes.			
RATIO + ST	A10B(16)	A9B(16)	Ratio or Start (SCL-ECL). Result of decoded ratio or start function code. Controls turn off of 500 MHz output of A8. Allows Channel B signal to accumulate counts in Time Scaler (A11).			
REG CLK	A15B(4)	A13B(4)	Register Clock (CL-TTL). Clocks the RAM counters on A13 to shift data during process cycle. For one ROM cycle, number of pulses may be 16, 15, or 1.			
RMT	A12B(19)	A10B(19), A11B(19), A14B(19), A17J1(31) via A17J2(54)	Remote (SCL-TTL). When Low, places counter operation under remote programming control. Line causes A10 to select remote function codes; causes A11 to select remote gate time codes; causes A14 to select remote display position codes. Disables front panel FUNCTION switch reset, GATE TIME switch reset, and pushbutton RESET switch.			
RMT CHK	A12A(8)	A10A(5)	Remote Check (SCL-TTL). Combined on A10 with the remote function codes. Operational only when using remote function codes. Forces selection of A+B, regardless of ACCUM MODE START/STOP switch position. Causes TEST line to select 100 MHz test signal for measurement and turn off front panel input trigger circuits.			

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	1	ECTOR PINS	DESCRIPTION		
ABBREVIATIONS	FROM	то			
RMT DISP POS A RMT DISP POS B RMT DISP POS C RMT DISP POS D	A12B(11) A12B(12) A12B(8) A12B(13)	A14B(10) A14B(11) A14B(8) A14B(13)	Remote Display Position (SCL-TTL). When counter is remotely programmed, lines provide a 4-line code to select the desired display position.		
RMT FUNC A RMT FUNC B RMT FUNC C	A12B(12) A12B(11) A12B(10)	A10B(12) A10B(11) A10B(10)	Remote Function (SCL-TTL). When counter is being remotely programmed, lines provide a 3-line code to program the desired operation mode (freq, period, TI, etc.). These lines are selected for use when RMT is Low. Code list is same as for FP FUNC (see Switch Schematic). Codes are decoded on A10 to provide several static control lines.		
RMT GATE	A12A(12)	A10A(12)	Remote Gate (SCL-TTL). A remote program operation. When High, allows counter's gate time to be controlled by pulses on the GATE CONTROL jack. Performs same function as having switch position in EXT GATE.		
RMT GT A RMT GT B RMT GT C RMT GT D	A12B(4) A12B(5) A12B(9) A12B(10)	A11B(4) A11B(5) A11B(9) A11B(10)	Remote Gate Time (SCL-TTL). When counter is being remotely programmed, lines provide a 4-line code to program the desired gate time (1s, 1µs, etc.). These lines are selected for use when RMT is Low and PROC BUSY and PI DISP POS/GT SEL are High. Code list is same as for FP GT (see Switch Schematic). Lines are decoded on A11 to enable one of the Time Scalers to output a 5 code.		
RMT INH ARM	A12A(15)	A11B(14)	Remote Inhibit Arm (DCL-TTL). An externally controlled line that prevents the counter from arming. Prevents the ARM line from going Low.		
RMT LITE	A12B(3)	A2P1(8)	Remote Light (SCL-TTL). Used to light the display's RMT lamp. Goes Low with the RMT line.		
RMT MULT A RMT MULT B RMT MULT C	A12B(<u>21</u>) A12B(<u>22</u>) A12B(<u>20</u>)	A13B(21) A13B(22) A13B(20)	Remote Multiplier (SCL-TTL). When counter is in remote operation, these lines provide a 4-line code to program the desired multiplier (K, M, n, etc.). These lines are selected for use when RMT is Low.		
RMT RST	A12B(13)	A11B(13)	Remote Reset (SCL-TTL). Externally programmed reset. When Low, provides same type of reset as the front panel RESET switch.		
ROM CLK	A15A(11)	A14A(11)	ROM Clock (DCL-TTL). Pulses Low to initiate a new ROM cycle. Causes the new ROM address codes stored in A14 to be shifted onto the ROM address lines (SV(T)).		

Table 8-1. Signal Line Descriptions and Destinations

		ECTOR	itions and Destinations
MNEMONIC ABBREVIATIONS	AND	PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
RST	A11B(4)	A14B(4), A17J1(38) via A14J2(40)	Reset (SCL-TTL). Goes Low with any type of manual reset, plug-in reset, or excessive gate time. Used to clear the present state ROM address codes on A14 and to set the address code to 001. Also, resets the plug-in circuits.
RST FRONT END	A15A(20)	A15A(\overline{20}) A10A(\overline{20}) Reset Front End (DCL-TTL). A line generated near the end of the Causes the scalers on A9 and A1 causes the Event Gate and Time to reset (A9). Line is not function is in START or STOP.	
SAMPLE RATE	S6 via A4 & A5, A12A(11)	A11A(11)	This line connects the front panel SAMPLE RATE pot to the sample rate circuit on A11. This line can also be controlled remotely from A12. Controls the time between measurement cycles.
SAMPLE RATE ARM	A11A(10)	$\mathbf{A}10\mathbf{A}(\overline{10})$	(DCL-TTL). Used to initialize processor during totalize or when PI DATA is Low. Can be set High by rundown of sample rate, by PI ARM, or by a reset.
SCH-O	A10A(13)	A9A(13)	Stop Channel Hold-Off (SCL-TTL). Used only in externally controlled time interval measurement to prevent Channel B pulses from stopping measurement. Controlled by GATE CONTROL signal when rear panel switch is set to EXT GATE. Controlled by RMT GATE line during remote operation.
SCLR RST	A10A(17)	A9A(14)	Scaler Reset (DCL-EECL). Resets Time and Events scalers on A9. Goes High with SET AUT SC line or RST FRONT END when ST+STP line is High.
SEC LITE	A10A(10)	A2P1(9), A16(11)	Second Light (SCL-TTL). A result of decoding the FUNCTION switch codes on A10. Goes Low to light the display's SEC lamp.
SEL A • B	A17J1(18) via A17J2(32)	A10B(6)	Select A and B (SCL-TTL). Pulled Low from plug-in. Line is level shifted to EECL and sent to A9 as EXT AB. This signal enables the counter to use the plug-in's A and B channels for a measurement and also shuts off the mainframe's input trigger circuits.
SEL C	A17J1(33) via A17J2(50)	A10B(21)	Select C (SCL-TTL). Controls state of EXT C line. Used when measuring events of Channel C signal occurring between Channel A pulse and Channel B pulse. Causes Time Scaler to accept Channel C signal instead of Time Base signal.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	CONN	ECTOR PINS	DESCRIPTION				
ABBREVIATIONS	FROM	то					
SER OUT	A12A(4)	A14A(6)	Serial Out (SCL-TTL). A qualifier line that, when called upon, initiates the output data routine (a remote program operation). Set Low when counter is addressed to talk or when rear panel switch is set to TALK ALWAYS.				
SET AUT SC	A11B(17)	A10B(12), A13B(4), A15B(5)	Set Auto Single Cycle. Goes Low on 1) initial instrument turn-on, 2) with RESET switch when not in remote, 3) between settings of FUNC-TION switch (except STOP/START) when not in remote, 4) with plug-in reset, or 5) with remote reset. Generates signals on A10 to reset the scalers on A9 and A11. Resets Noise Control F-F (A10), Asterisk Storage F-F (A15), Multiplier Storage flip-flops (A13), Measurement Done F-F (U12B), and the Event Gate and Time Gate flip-flops (A9) using the GATE RST line. Used to make a single automatic measurement while in manual mode, thereby recalculating the annunciator and decimal point.				
SIGN-	A15A(19)	A10A(18), A12A(17), A13A(17), A17J1(19) via A17J2(31)	Sign Minus (SCL-TTL). Combines with plug-in function code on A10 to indicate sign of plug-in data. Used in serial output routine of A12 to determine the sign of the data. When Low, instructs DR counter on A13 to supply additional DRC code to light display's minus sign.				
ST+STP	A10B(10)	A11B(10), A14B(9), A15B(9)	Start or Stop (SCL-TTL). Result of decoded start or stop function code. Permits oscillator noise to be generated in all functions when in EXT GATE. Bypasses Measurement Done F-F (A10) and allows sample rate to cause scaler scanning every 50 ms to update display.				
SV1(T) SV2(T) SV3(T) SV4(T) SV5(T) SV6(T)	A14A(4) A14A(4) A14A(5) A14A(6) A14A(3) A14A(3)	A15A(4) A15A(4) A15A(5) A15A(6) A15A(3) A15A(3)	State Variable # (time) (DCL-TTL). Octal coded address lines for the ROMs (A15). Used with the MSB line and SV7(T). See A15 theory for further description.				
SV7(T)	A14A(13)	A15A(13)	State Variable 7 (Time) (DCL-TTL). The state of this line is the result of the qualifier. Used as the LSB in the octal code that addresses the next ROM location. Determines the direction of the program flow, e.g., 740 or 741.				
SV1(T+1) SV2(T+1) SV3(T+1) SV4(T+1) SV5(T+1) SV6(T+1)	A15A(10) A15A(7) A15A(5) A15A(8) A15A(8) A15A(7)	A14A(10) A14A(7) A14A(5) A14A(8) A14A(8) A14A(7)	State Variable # (Time plus one) (DCL-TTL). These lines are derived from the first group in each set of command lines (MSB=1). While MSB is still "1", the states of the lines are stored. The lines are coded in octal and are used to determine the next ROM location.				

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC		ECTOR PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
SV4(T+1)/DR EN B	A15A(8)	A13A(8), A14A(8)	This line is considered SV4(T+1) when MSB is "1" and DR EN B when MSB is "0". See separate descriptions for each portion of line name.
SV6(T+1)/NR EN A	A15A(7)	A13A(7), A14A(7)	This line is considered SV6(T+1) when MSB is "1" and NR EN A when MSB is "0". See separate descriptions for each portion of line name.
TEST	A10B(17)	A10B(17)	(SCL-TTL). Controlled by front panel check or remote check. If check is selected, line goes High and causes Events Scaler to accumulate 100 MHz counts.
TI + EVT	A10B(13)	A9B(14)	Time Interval or Events (SCL-EECL). Result of decoded function codes. Goes High during time interval mode or C channel events.
TI + EVT	A10B(15)	A9B(15)	Time Interval or Events (SCL-EECL). Result of decoded function codes. Goes Low during time interval mode. Allows passage of Channel B signal to Event Gate F-F (A9) for stopping time interval.
TIME GATE	A9B(18)	A10B(18)	(DCL-ECL). Goes Low when Time Gate F-F sets (A9). When TIME GATE and EVT GATE go High, starts process cycle by pulling INIT PROC line Low. In MIN gate time, goes Low to set Resolution F-F (A10) and stop measurement cycle.
TIME SCLR A TIME SCLR B TIME SCLR C TIME SCLR D	A11B(1) A11B(1) A11B(3) A11B(2)	A13B(1), A10B(1) A13B(1) A13B(3) A13B(2), A10B(3)	Time Scaler (DL-TTL). At beginning of process cycle, these lines transfer Time Scaler data (in BCD) from A11. During the measurement time, A10 monitors the \overline{A} and \overline{D} lines to detect a 5 code.
TIME SCLR A0 TIME SCLR B0 TIME SCLR C0 TIME SCLR D0	$\begin{array}{c} A9B(\overline{\underline{10}}) \\ A9B(\overline{\underline{12}}) \\ A9B(\overline{\underline{13}}) \\ A9B(\overline{\underline{11}}) \end{array}$	A11B(6) A11B(7) A11B(8) A11B(7)	Time Scaler (DL-EECL). A four-line code from a divide-by-10 stage in the time scaler (A9). At the end of the gate time, this decade contains the least significant digit in the time count.
TIME SCLR A1	A9B(22)	A11B(22)	Time Scaler A1 (SL-ECL). A derivative of the 500 MHz clock signal, or plug-in Channel C signal, or Channel B signal (ratio or start). Has been divided-by-20 in A9 scaler before being sent to remainder of scalers on A11. Complement of TIME SCLR A1.

Table 8-1. Signal Line Descriptions and Destinations

MNEMONIC	1	ECTOR PINS	DESCRIPTION
ABBREVIATIONS	FROM	то	
TIME SCLR AI	A9B(21)	A11B(21)	Time Scaler (SL-ECL). A derivative of the 500 MHz clock signal, or plug-in Channel C signal, or Channel B signal (ratio or start). Has been divided by 20 in A9 scaler before being sent to remainder of scalers on A11. Complement of TIME SCLR A1.
TRANS MULT	A17J1(37) via A17J2(42)	A10A(19)	Transpose Multiplier (DCL-TTL). When Low, causes the normal output multiplier to be changed. For data normally expressed in Giga units, the multiplier is changed to nano and vice-versa.
WORD DBL CLK	A15A(21)	$A13A(\overline{18})$	Word Doubling Clock (DCL-TTL). Used to store ROM program codes while MSB is equal to "1". Pulses High for each ROM cycle. Also used to set initial conditions of Add/Subtract circuit on A13.
WORD DBL CLK	A15A(18)	A14A(21)	Word Doubling Clock (DCL-TTL). Used to store ROM program codes while MSB is equal to "1". Pulses Low during each ROM cycle. Used to clock newly generated SV(T+1) lines into storage (A14) for use in next ROM cycle.
XS GT RST INH/N DATA	A10B(<u>22</u>), A17J1(26) via A17J2(64)	A11B(18), A14B(2)	Excessive Gate Time Reset Inhibit/N Data (DCL-TTL). A time shared control line. First portion of line name is active when GATE CONTROL switch is set to EXT GATE. Inhibits counter from resetting itself under excessive gate time conditions. N DATA portion is active Low when plug-in is able to send an "N" to the mainframe.
10 MHz INT CLK	A18A(1, 1)	A8A(1, 1)	10 MHz Internal Clock (CL-TTL). A 10 MHz signal produced by A18 oscillator. Converted to 500 MHz in A8 for use as time base signal. Converted to 100 MHz in A8 for use as a test signal in the CHECK mode.
100 MHz TEST	A8B(2)	A9B(5)	(SL-EECL). Derived from 10 MHz oscillator signal. Used as test signal in the CHECK mode.
500 MHz OFF	A9B(13)	A8B(4)	(SCL). Set Low by RATIO+ST line or EXT C line. Turns off 500 MHz oscillator output of A8 (on = +2V, off = -2V).




Figure 8-1. Schematic Diagram Notes




Figure 8-2. Front Panel Designations




Figure 8-3. Rear Panel Designations




Figure 8-4. Top Internal View

HP 5345A Schematic Diagrams

A5






Figure 8-6. Front Panel Switch Wiring Part of A4/A5/A16

ANNUNCIATOR DECODING

F**				
A1U1 INPUTS -	► A	В	С	D
SIGNAL LINES —	NANO MULT	MS C	MS B	MS A
ANNUNCIATORS				
G	0	0	0	0
M	0	0	0	1
K	0	0	1	0
BLANK	0	0	1	1
m	0	1	0	0
μ	0	1	0	1
n	0	1	1	0
μ	0	1	1	1
n	1	0	0	0
μ	1	0	0	1
m	1	0	1	0
BLANK	1	0	1	1
K	1	1	0	0
M	1	1	0	1
G	1	1	1	0
М	1	1	1	1


A2U6 TRUTH TABLE


LŦ	RB IN	Α	В	С	D	а	b	С	d	е	f	9	RB OUT	
L	Х	Х	X	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
Н	L	L	L	L	L	L	L	L	L	L	L	L	L	0
Н	Н	L	L	L	L	н	Н	Н	Н	Н	Н	L	H	0
	X	Н	L	L	L	L	Н	Н	L	L	L	L	Н	1
11		L	Н	L	L	Н	Н	L	Н	Н	L	Н	Н	2
		Н	Н	L	L	н	Н	Н	Н	L	L	Н	Н	3
		L	L	Н	L	L	Н	Н	L	L	L	Н	Н	4
		Н	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	5
		L	Н	Н	L	н	L	Н	Н	Н	Н	Н	Н	6
	1	Н	Н	Н	L	н	Н	Н	L	L	L	L	Н	7
1 1	1	L	L	L	Н	Н	H	Н	Н	Н	Н	Н	Н	8
		H	L	L	Н	Н	H	Н	Н	L	Н	Н	Н	9
		L	Н	L	H	L	L	L	Н	Н	L	Н	Н	10
		H	Н	L	Н	L	L	Н	Н	L	L	Н	Н	11
		L	L	Н	Н	L	Н	Н	L	L	Н	Н	Н	12
1	-	Н	L	Н	Н	н	L	Н	Н	L	Н	Н	Н	13
		L	Н	Н	Н	L	L.	L	Н	Н	Н	Н	Н	14
Ĥ	X	Н	Н	Н	H	L	L	L	L	L	L	L	Н	15

H = HIGH Voltage Level

L = LOW Voltage Level

X = Either HIGH or LOW Voltage Level





A1

	Digital Management (1988)	DS23	D\$19	DS20	D\$24
, 2003 r		DS13	D\$17	DS15	D\$22
D\$	1 DS2 D83 D84 D85 D86 DS7 D88 D89 D810 DS11 DS12	DS14	DS18	DS16	DS21
ź,			~	1	2 .
	22 22 22	ergen be	5 2		# Ma
- 4			ľ	å.	U2

A2







Figure 9-7. A1 Cathode Driver Display Assembly.
A2 Cathode Driver Display Assembly
9-29


	SERIES 18928 A DISPLAY ASSERBLY (195345-60027) NOTE 1 A1 CATHODE OHIVER DISPLAY ASSERBED STATES ASSERTED ASSERTED STATES ASSERTED ASSERTED STATES ASSERTED ASSERTED STATES ASSERTED ASS	211 181 2 2 201 (QZ)
		211 325 c 10 c 10 c 10 c 10 c 10 c 10 c 10 c 1
		V 816 4-109 - 110
		0 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
		-1 Ha -1 Ha
		23 333 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
20 (COS) 4- EC (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
CATHODE, DRIVER DISPLAY, ASSEMBLY, TO SERVICE OF THE SERVICE OF TH		
3 F	000 000 000 000 000 000 000 000 000 00	1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
	229	
8		





Part of Figure 8-8. A3 Input Attenuator Assemby (Series 2420), A4 Input Trigger Assembly (Series 2316)






Equipment: 180A with 1810A


Schmitt trigger output taken from A5 cable, using BNC-to-subminature adaptor, part number 1250-0831.

Figure 1. (100 MHz)





200 mV/DIV, 5 nS/DIV, + SLOPE, EXPANDED


Figure 2. (500 MHz)



200 mV/DIV, 2 nS/DIV, + SLOPE, EXPANDED








HP 5345A Schematic Diagrams

A6 SWITCHING REGULATOR CURRENT LIMIT AND. O O O O 8.8. 8.14 1100 WARE WARE CS. W 2000 Constant of the second of the STICH MUNICED ON COLUMN (A) KENTED TO COMBON THE CONTROL OF COMBON T 17.0V FROM BLU (B) FR040 Connect 606A (10 MHz at 1.0V rms) to EXT STD INPUT thru 50Ω.

Test Points	Test Limits
1.	+8.5V to +9.5V DC
2.	10 MHz, 2 to 3 V P-P centered around the DC voltage at T.P. 1.
3.	+0.9V to +1.1V DC.
4.	10 MHz Sine Wave, 1.0 to 1.5 V P-P centered around the DC voltage at T.P. 3.
5.	10 MHz Sine Wave, 3 to 6 V P-P (>1 V rms).
6.	10 MHz Sine Wave, 0.7 to 2.5 V P-P (> .225 V rms).
7.	1 to 2 V Neg. Pulse 20 to 40 nS wide starting from +5V base line.



8. $1 \text{ to } 2 \text{ V Pos. Pulse } 20 \text{ to } 40 \text{ nS wide starting from } \simeq +1 \text{ V base line.}$



Check the voltage level of 606 where the above waveform drops out.

TEST LIMIT:

.25 to .5 V rms.

Phase Lock Loop:

REPLACE:

606 — with 5 MHz House Standard (stable source necessary)

CONNECT:

Test Point 11 — to ground with Clip Lead (this unlocks

oscillator)

OBSERVE:

DISPLAY - all readouts should be in LAMP TEST (all

segments lit)

Continuing the Test Point Table:

Test Points:

Test Limit:

9. Low frequency Sine Wave ≈1 V P-P Sine Wave centered about +1 V (+0.5 V to +1.5 V).

10. Distorted low frequency sine wave with positive peak between +4.5 and +6.0 volts and negative peak between -7.0 and -12.0 volts, with breaks at about +1.5 V.



REMOVE:

Clip Lead — from Test Point 11.

OBSERVE:


Test Point 10 — waveshape changes quickly to a DC Voltage

between -5 V and +5 V.

DISPLAY - LAMP TEST condition ceases in 3 sec. or less

after clip lead is removed.

Test Point 11 — has less noise than Test Point 10.



```
C4 C3

C26 10 10

C25

C20 P1B

C24

CR3 1 1

R8

CR3 1 1

R8

CR3 1 7

R8

CR3 1 7

R8

CR3 1 7

CR3 CR4

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 CR5

CR5 
O2

R3 R3 R30

U3 D CR10

CR9 R29

CR11 R26

R17 R R27

R15 C13 O8 O3 R12


S1/U4 R16

R6

C12 R18

C6 CR6
                                                                                                                                                                                                                                                                                                                                                                                                                                               C9
                                                                                                                                                                                                                                                                                                                                                                                                                                               C7
                                                      CR2
                                                      C6
                                                C11 R19 R16 R14
                                                                                                                                                                                                                                                                                                                                                                                                                C23
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    10 10
                                                                                                                                                                                                                                                                                                                                                                                           C22 5 P1A
                                                                                                                                                                                                                                                                                                                                                                                             S 1 1
                                                                                                                                                                                                                                                                                                                                                                                                                      C18
```

8-35



Noise Generator:

SET:

5345 FUNCTION — to T.I. position.

MEASURE:

DC Voltage at Test Point 12 with scope probe

TEST LIMIT:


Between -1.8 and -5 V DC.

CONNECT:

Scope probe — to Test Point 13

SET:

SCOPE -.1 mS/CM



SET:

5345 FUNCTION — to PERIOD

OBSERVE:


Test Point 13 - -15 V and no noise with scope probe

NOTE:

Pin 5 XA8A Noise Control	Noise
0 to 1 V	ON
+2 to +5 V	OFF


Equipment: 180A with 1810A and 10020A Probe

TP-14




20 mV/div, EXPANDED, expanded to 50 nsec, direct to 50 nsec TRIGGER-EXT, NORM

TP-16




2 mV/div, EXPANDED to 10 nsec, direct to 10 nsec TRIGGER-EXT, NORM

TP-18




10 mV/div, EXPANDED to 2 nsec, direct to 10 nsec TRIGGER-EXT, NORM

TP-15




20 mV/div, EXPANDED, expanded to 50 nsec, direct to 50 nsec TRIGGER-EXT, NORM

TP-17




10 mV/div, EXPANDED to 10 nsec, direct to 10 nsec TRIGGER-EXT, NORM

TP-19




5 mV/div, EXPANDED to 2 ns, direct to 10 nsec TRIGGER-EXT, NORM

TP-20





10 mV/div, other settings same as TP-19




Paris of the second sec

HP 5345A Schematic Diagrams





Part of Figure 8-12. A9 Main Gate Assembly



IMPORTANT

A front panel bandwidth and input sensitivity check should be performed when a defective IC on A9 has been replaced. Proper plug-in operation should be confirmed with 5354A (checks Channel A) and 5353A (checks Channel C Ratio). If IC U8 or U10 through U15 has been replaced and the input specifications are not met, do not attempt any adjustments. Substitute another IC in its place and repeat the performance test. A replacement IC that meets the performance tests does not indicate that the previous IC was faulty, only that its characteristics were not in accordance with the factory selected bias resistors. If the counter continues to fail the bandwidth or sensitivity test, the board should be returned to the factory. Send the A9 board to your nearest Hewlett-Packard Sales and Service Office listed at the back of this manual.


Simplified Flow Diagrams of A9 are contained in Figures 5-14 through 5-16.

NOTES


- REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED:
 RESISTANCE IN OHMS;
 CAPACITANCE IN PICOFARADS;
 INDUCTANCE IN MICROHENRIES
- 3. ASTERISK(*) INDICATES SELECTED COMPONENT, AVERAGE VALUES SHOWN
- 4. SUPPLY VOLTAGE IS SELECTED AT FACTORY.
- 5. INSTRUMENTS WITH SERIAL NUMBERS 2426A10881 & ABOVE MAY OR MAY NOT HAVE A9C25 INSTALLED.

REFERENCE DESIGNATIONS

A9	
C1-38	
CR1-5	
J1,2	
L1,2	
P1	
Q1-18	
R1-116	
U1-15	
Z1	







GT S# 4-16 LINE DECODER

> DATA SELECTOR

FP GATE TIME

REM GATE TIME

E)

ם

EVENT SCALER

ECL TO TTL CONVERTER

FIRST EVENTS SCALER DATA

U23,24

14,3,10,12

13,13

980

Ę

낊


TIME SCALER

64,5

CONVERTER U27,28

17 t

FIRST TIME SCALER DATA




y .

		C4 R19	U24		
	R8	R21 R5	C5 R67		`
	R12 Q1 R15	Q3 R11	C5 R67	22 22	
U7 -	R9 Q2 R4	Q4 R10	U23	-	i
	R30 R32 Q9 R29	R6 Q5 R7 R14	R69		
U6	R31 Q8 R23	Q6 R17		15 15	
	R20	R33	U22		
U5	C12 Q11 R38 R42 R41 Q12	Q10 CR6 R35 R34	R44 Q20 R43		P1B
		R62 Q17 R57	C8		
	U13	C9	U21	7 7	
		R56	R68 R49		
	R26 R25	CR5 R51	R50		
U4	R24 CR4	Q16 R58 R52	C10 -		
•	CR3	C1	3 U20		ł
	CR2 CR1	R45		1 1	,
C11		Q19 R61 R48	Q15 R40		
-	U12	R46	R36 014 C6		
	*		R39		
U3	U11	U18	R37 Q13	22 22	
		0.0	R63		
CR7	R70	R71	R22 R53		Ī
	- R72	***	R66		
	C2	U17	R65		
			R59 R64	15 15	
U2	Ų10	U16	R27		
			· Q7		D1.
R2				-	P1A
	U9	U15	U19		
				77	
U1	U8	U14	R60		
R3			Q18 R47	:	

		C1	C3 R1	1 1	

)



REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.

UNLESS OTHERWISE INDICATED: RESISTANCE IN OHMS; CAPACITANCE IN PICOFARADS; INDUCTANCE IN MICROHENRES

Figure 8-13. A10 Gate Control Assembly

C1-12 CR1-7 P1 O1-20 R1-67 U1-24

88

A 10

NO PREFIX






Figure 8-14 A11 SCALER ASSEMBLY

(See page 8-45)







R7 CR3 R9 CR4 UI U2 R8 **C6** R5 **C3** C5 · C4 J1 CR2 U5 U3 U4 R6 U6 **U8** U9 R4 U10 U11 U12 U13 CR1 R2 95**U16** 95 U17 C2 R1 C1 8 15 22 1 1 22 8 15

HP 5345A Schematic Diagrama

i 1



2




where in skeet ??


Figure 8-16A A12 OPTION 012 HP-IB INTERFACE I/O ASSEMBLY


(Sheet 1 of 2)

(See page 8-49A)




HP 5345A Schematic Diagrama





Part of Figure 8-18. Al4 Qualifier Assembly (05345-60144, Series 3103A)



NOTES

- REFERENCE DESIGNATIONS WITHIN THIS ASSEMBLY ARE ABBREVIATED. ADD ASSEMBLY NUMBER TO ABBREVIATION FOR COMPLETE DESCRIPTION.
- 2. UNLESS OTHERWISE INDICATED:
 RESISTANCE IN OHMS;
 CAPACITANCE IN PICOFARADS;
 INDUCTANCE IN MICROHENRIES

REFERENCE DESIGNATIONS

$\overline{}$		
	A14	
	C1-3	
	P1	
ı	R1,2	
	S1	
	U1-38	- 1

SERVICE NOTES

The A14 assembly has seven servicing switches (S1-1-7), some of which are related to the plug-in. These switches perform the following actions when selected.

\$1-1 (Closest to the display) displays time scaler measurement contents.


\$1-2 Displays the complete arithmetic result in Giga or Nano units.

\$1-4 Has the effect of nullifying the \overline{N} DATA request from the plug-in. Useful for observing S1-2 arithmetic result without an N.

\$1-5 Has the effect of nullifying the K DATA request from the plug-in. Useful for observing S1-2 arithmetic result without a K.

\$1-6 Activities PI DATA without regard to plug-in status. Useful for a special servicing routine where a plug-in could display its internal data.

\$1-7 Forces an INITIALIZE PROCESSOR qualifier. Would prevent a display cycle during a START, STOP, or PI DATA routine. Useful for viewing the processing cycle's behavior with an oscilloscope. The display cycle lasts a minimum of 50 msec making the cycle time of the processing cycle once every ~53 msec. The cycle time with S1-7 is about once every 3 msec.









Figure 8-18
A14 QUALIFIER ASSEMBLY
(See page 8-53)



Part of Figure 8-19. A15 ROM Assembly










Figure 8-21. A18 10 MHz Oscillator (Oven) Assembly — Standard




HP 5345A Schematic Diagrams

NOTES

= **↑**-**∞** ↑-_ --- ° 1-**↓** ~ ↑-8 SPARE - ←→ 。 A2. s ADDRESS SWITCHES **S**2 <u>_4</u>0-က် 53 4 °0 [A5] -**** γþ 84 2000 ~ ~ 23 ADDRESSABLE FOR OPTION OI OR OIZ, <u>DOTTED</u>
LINE SHOWS OPTION OIZ CONNECTION TALK I
BETWEEN S4(1) AND S5(6) AFTER I ONLY I
REMOVING CONNECTION BETWEEN L. — — — S5(6) AND S4(3). ← 6 INCH CABLE -20 KI TALK ONLY EN. COMMON 23 < | SPARE 22 < | TALK $2 \xleftarrow{1} 0108$ 4 < | SRQ 3 < TATN 21 < | SW. 1 NOTE: REN





HP 5345A