

MECHANICAL COMPONENTS


31. Order without prefix.

Fig. 1

Item	Description	Part no.
1	Bottom outer cover	35903-279B
2	Front panel switch caps, marked:-	
	STORE	37590-323X
	RECALL	37590-324M
	MOD OSC	37590-371U
	MOD ALC	37590-372Y
	INCREMENT	37590-373N
	CARRIER FREQ	37590-374L
	FM	37590-375J
	AM	37590-376F
	RF LEVEL	37590-377G
	7	37590-334H
	4	37590-331K
	1	37590-328K
	0	37590-325C
	8	37590-335E
	5	37590-332A
	2	37590-329A
	.	37590-326R
	9	37590-336U
	6	37590-333Z
	3	37590-330B
	-	37590-327B
	MHz/V	37590-390X
	kHz/mV	37590-391M
	Hz/ μ V	37590-392C
	%/dB	37590-393R
	INT/EXT	37590-394B
	TOTAL	37590-395K
	UP	37590-396A
	ON/OFF	37590-397Z
	RETURN	37590-398H
	DOWN	37590-399E
	SECOND FUNCT	37590-400B
3	Front panel assy.	35903-115A
4	Carrier frequency bezel	37590-408N
	Modulation and r.f. level bezel	37590-409L
5	Front trim panel	34900-477G
6	Front trim infill	35902-371Z
7	Left-hand side trim infill	35902-384V
8	Left-hand side frame assy.	35903-314M
9	Top outer cover	35903-278R
10	Back foot	37590-514L
	Stud	37590-223C

Fig. 1

Item	Description	Part no
11	Selector plate	35902-441Z
12	Rear trim	34900-470E
13	Rear panel assy.	35903-229F
14	End cap	37590-255C
	End cap	37590-256R
15	Liner	22315-584T
16	Cover moulding	37590-257B
17	Steel liner	22315-587M
18	Right-hand side trim infill	35902-386W
19	Side rail assy.	34900-723V
20	Right-hand side frame assy.	35903-315C
21	PVC extrusion	22315-590M
22	Bush	35900-785V
23	Rear lower foot	37590-224R
	Stud	37590-223C
24	Side trim infill (handle)	35902-368Z
25	Screw	21857-465C
26	Screw cup washer	21171-550W
27	Front foot	37590-253X
	Tilt stand	37590-254M






Fig. 1 Miscellaneous mechanical parts

Chapter 7

SERVICING DIAGRAMS

CONTENTS

Para.
1 Circuit notes
1 Component values
3 Symbols

Fig.	Unit	Title	Page
1	2018/2019	Frequency synthesis and signal processing, simplified block diagram	3
2a	AE1	Component layout	4
2	AM0	Power supplies (includes board AE1)	5/6
3	AM0	Basic module interconnections	7/8
4	AM0	Control and power supply lines	9/10
5	AA/BO	RF box 1 interconnections	11
6a	AA1	Component layout	12
6	AA1	LSD loop	13
7a	AA2	Component layout	14
7	AA2	Microprocessor system	15
8a	AA3	Component layout	16
8	AA3	Frequency standard	17
9a	AB1	Component layout	18
9	AB1	Output v.r.d.	19
10a	AB2	Component layout	20
10	AB2	Divide by 2 chain and f.m. drive	21
11a	AB3	Component layout	22
11	AB3	RF oscillators board	23
12a	AB4	Component layout	24
12	AB4	Output phase detector	25
13a	AB5	Component layout	26
13	AB5	Voltage controlled crystal oscillator loop	27/28
14	AC0	RF box 2 interconnections	29
15a	AC2	Component layout	30
15	AC2	BFO system	31/32
16	AC3	Filter board (for component layout see Fig. 19a)	33
17a	AC4	Component layout	34
17	AC4	Output amplifier	35
18a	AC5	Component layout	36
18	AC5	Amplitude modulator	37
19a	AC13	Component layout (AC3 & AC13)	38
19	AC13	Filter and frequency doubler (2019 only)	39
20a	AD1	Component layout	40
20	AD1	Display board (sheet 1)	41/42
21	AD1	Display board (sheet 2)	43
22a	AD2	Component layout	44
22	AD2	Motherboard	45
23a	AD3	Component layout	46
23	AD3	Modulation oscillator and f.m. control	47

Fig.		Title	Page
24a	AD4	Component layout	48
24	AD4	Keyboard	49/50
	AE1	Power supply board (part of AMO, Fig. 2)	
25	ATO	10 dB step attenuator	51
26a	AT2	Component layout	52
26	AT2	Attenuator control	53
27a	AGO	Component layout	54
27	AGO	GPIB adapter module	55/56

CIRCUIT NOTES







1. Component values

- Resistors : Code letter R = ohms, k = kilohms (10^3), M = megohms (10^6).
- Capacitors : Code letter m = millifarads (10^{-3}), μ = microfarads (10^{-6}),
n = nanofarads (10^{-9}), p = picofarads (10^{-12}).
- Inductors : Code letter H = henrys, m = millihenrys (10^{-3}),
 μ = microhenrys (10^{-6}), n = nanohenrys (10^{-9}).
- † SIC : value selected during test, nominal value shown.

2. Components are marked normally with two, three or four figures according to the accuracy limit $\pm 10\%$, $\pm 1\%$ or $\pm 0.1\%$. The code letter used indicates the multiplier and replaces the decimal point. Because a marking 4m7 could be interpreted as milliohms, millifarads or millihenrys all values are placed near to its related symbol.

3. Symbols

Symbols are based on the provisions of BS 3939 with the following additions :

-  edge connector
-  ferrite bead
-  warning, see page (iv), notes and cautions
-  Beryllia : health hazard, see page (iv), notes and cautions
-  unit identification number
-  printed component






Fig. 1
Sep. 81



2018/2019 Frequency synthesis and signal processing, simplified block diagram



Component layout, AE1






Fig. 2

Sep. 81

Power suppl






Power supplies, AMO (includes board AE1)



AE1 POWER SUPPLY BOARD
44828-448U

Z 44 990 ~ 380J Iss. 5



4. WIRES MARKED AS FOLLOWS
- a ARE 15410-227T
 - b ARE 15410-222G
 - c ARE 15420-278J
 - d ARE 15410-187W
 - e ARE 15410-182J
 - f

UNMARKED WIRES ARE TO M5410-207 S.S.

5. LOOKING FROM FRONT OF INST. SWITCH SWR IS TO THE RIGHT OF SAS NOTES OF LEFT AND RIGHT CONTACTS REFER TO THE VIEW FROM THE INST. FRONT




Fig. 2
Chap. 7
Page 5/6

es, AMO (includes board AE1)






Fig. 3
Sep. 81.

Basic module interconnections, A



Basic module interconnections, AM0

1 MATING PLUGS AND SOCKETS CARRY CORRESPONDING IDENTITY i.e. PLAR PLUGS INTO SKAR THEREFORE IN SOME CASES ONLY ONE OF THE PAIR MAY BE SHOWN
2 THE 1.04 GHz VERSION 52018-900K (A010)
3 IDENTICAL EXCEPT FOR RF BOX 2



Z 44 990 ~ 380J Sh2. Iss. 9.



Module interconnections, AM0






Fig. 4

Sep. 81




Control and power supply lines, AMO



Y 44 990~380J Sh.2 Iss.1




Control and power supply lines, AMO




Z 44 990 - 35

RF box 1 interconnections, AA/B0



Z44990-351V Iss. 13



Box 1 interconnections, AA/B0

Fig. 5
Chap. 7
Page 11






Fig. 6



LSD loop, AA1

Z 44 828-426 W



NOTES

1. MWM125
VIEW TRACK SIDE

CONNECTED TO
MICROPROCESSOR SYSTEM
AA2, PLBE


CONNECTED TO
VCKO, ABS, PLCD, PING

AA1

LSD loop, AA1

Z 44828-426 W Iss. 6

Fig. 6
Chap. 7
Page 13



Component layout, AA2






Fig. 7
Sep. 81




Microprocessor system, AA2

Z 44828 - 4270



NOTES
 1. COMPONENTS MARKED Δ ARE STATIC SENSITIVE, PRECAUTIONS AS PER MIC2320
 2. THE +5V FROM PIN2 PLBK CONNECTS TO THE POINTS SHOWN; THE +5V FROM PIN1 CONNECTS TO ALL OTHER +5V POINTS INDICATED



CONNECTED TO FREQ STD AA3 PLBP VIA AA/BO CAPS SHOWN

CONNECTED TO L.S.D. LOOP AA1 PLBL


CONNECTED TO DIVIDE BY TWO CHAIN AND FM DRIVE AB2 PLBY VIA AA/BO CAPS SHOWN

CONNECTED TO OUTPUT PHASE DETECTOR AB4 PLBY VIA AA/BO CAPS SHOWN


Microprocessor system, AA2

Z 44828 - 427D Iss.11

AA2




Component layout, AA3




Frequency stand

Fig. 8




Frequency standard, AA3



Z44828~428T Iss. 4

AA3



Component layout, AB1






Fig. 9
Sep. 81

CONNECTED TO MICROPROCESSOR SYSTEM AA2 P.80
VIA CAPS SHOWN




Output v.r.d., AB1



Z44828-429P Iss. 5



Output v.r.d., AB1



Component layout, AB2

DOWN TO FILTER CAP
AA180 C69

CONNECTED TO PROCESSOR SYSTEM AA2 PLE1 VIA AA180 CAPS SHOWN





Fig. 10
Sep. 81



1 RF PATHS INDICATED BY ARROWS
2 RELAYS A B C SHOWN NON-ENERGIZED


DIVIDE BY 2 CHAIN

Z44828-430D Iss.7

Divide by 2 chain and f.m. drive, AB2



SKBX
TO AMPLITUDE MODULATOR
ACS SKDE VA RF BOX1 SKAV



Component layout, AB3






Fig. 11
Sep. 81



RF oscillators board, AB3

Z44828-4




TO DIVIDE BY 2 CHAIN AND FM
DRIVE AB2 SKBW VIA SKDH

Z44828-431T | ss.12

AB3

RF oscillators board, AB3



Component layout, AB4






Fig. 12
Sep. 81



Output phase detector, AB4




Z44828-432P Iss.10

CONNECTED TO
RF OSC CHANNELS
NOTE AB3 PINT GOES TO CAP11
etc

Output phase detector, AB4





Fig. 12
Chap. 7
Page 25




Component layout, AB5

CONNECTED TO MICROPROCESSOR SYSTEM
AA2 PLIB, VA CAPS SHOWN

- 36
- 71
- 22
- K
- 5



Voltage controlled crystal oscillator loop



24482B-433X Iss. 9

AB5

Fig. 13
Chap. 7
Page 27/28

Crystal oscillator loop, AB5





Fig. 14

Sep. 81

RF box 2 intercon



RF box 2 interconnections, AC0





Fig. 15a
Chap. 7
Page 30

Component layout, AC2

Fig. 15a
Sep. 81


FROM FILTER BOARD AC3 (FOR 2018) OR
 FILTER AND FREQUENCY DOUBLER BOARD AC13 (FOR 2019) PLCR
 VIA ACO CAPS SHOWN



BFO system, AC2

Fig. 15

Sep. 81



NOTE-EARTH PLANES ON EACH SIDE OF THE BOUNDARY ARE NOT DIRECTLY CONNECTED

Z 44 828 - 435C Iss. 2

BFO system, AC2







Fig. 16
Sep. 81

Filter board, AC3




Z44828-436R Iss. 5

- NOTES
1 THE BOLD LINES SHOW THE 50Ω AND 200Ω STRAPLINES
2 DIODES D55,56,57 ARE A SET CODE 44579-0586

Filter board, AC3 (for component layout see Fig. 19a)






Component layout, AC4

Fig. 17a

FROM FILTER BOARD AC3(FOR 208)
OR FILTER AND FREQ DOUBLER BOARD AC13
(FOR 209) 5KCS


PLDA
1
2
3
FROM
PLC2
LOW

CONNECTED TO FILTER BOARD AC3 (FOR 208) OR FILTER AND FREQ DOUBLER BOARD AC13 (FOR 209)
PLCP




Output amplifier,

Fig. 17
Sep. 81




Output amplifier, AC4

Z448 28 - 43 9A Iss.12



Component layout, AC5


FROM MOTHER BOARD AD2 PLAA PIN8 VIA ACO SKAX
 CONNECTED TO FILTER BOARD AC3 (FOR 2018) OR FILTER AND FREQ DOUBLER BOARD AC1 (FOR 2019), PLCN
 FROM DIVIDE BY 2 CHAIN AND FM DRIVE AB2 SKBX VIA ACO SKAX



Amplitude modulator,

Fig. 18

1. COMPONENT MARKED  IS
STATIC SENSITIVE, PRECAUTIONS AS PER
MIC Z320




TO FILTER BOARD AC3 (FOR 2018) OR
FILTER AND FREQ DOUBLER BOARD
AC13 (FOR 2019), C1

Z44828-440B Iss. 8

Amplitude modulator, AC5

AC5


C102 C174 C113 C101 C103 R102 C105 R455 R454 C106 C107 R110 C05 C04



Component layout, AC3 & AC13


Fig. 19a

Sep. 81



Component layout. AC3 & AC13

C129 C126 C125 C121 C115 C114 P77 C112 P74 C113 P101 P100 P103 P102 P104 P105 P106 P107 P108 P109 P110 P111 P112 P113 P114 P115 P116 P117 P118 P119 P120 P121 P122 P123 P124 P125 P126 P127 P128 P129 P130 P131 P132 P133 P134 P135 P136 P137 P138 P139 P140 P141 P142 P143 P144 P145 P146 P147 P148 P149 P150 P151 P152 P153 P154 P155 P156 P157 P158 P159 P160 P161 P162 P163 P164 P165 P166 P167 P168 P169 P170 P171 P172 P173 P174 P175 P176 P177 P178 P179 P180 P181 P182 P183 P184 P185 P186 P187 P188 P189 P190 P191 P192 P193 P194 P195 P196 P197 P198 P199 P200 P201 P202 P203 P204 P205 P206 P207 P208 P209 P210 P211 P212 P213 P214 P215 P216 P217 P218 P219 P220 P221 P222 P223 P224 P225 P226 P227 P228 P229 P230 P231 P232 P233 P234 P235 P236 P237 P238 P239 P240 P241 P242 P243 P244 P245 P246 P247 P248 P249 P250 P251 P252 P253 P254 P255 P256 P257 P258 P259 P260 P261 P262 P263 P264 P265 P266 P267 P268 P269 P270 P271 P272 P273 P274 P275 P276 P277 P278 P279 P280 P281 P282 P283 P284 P285 P286 P287 P288 P289 P290 P291 P292 P293 P294 P295 P296 P297 P298 P299 P300 P301 P302 P303 P304 P305 P306 P307 P308 P309 P310 P311 P312 P313 P314 P315 P316 P317 P318 P319 P320 P321 P322 P323 P324 P325 P326 P327 P328 P329 P330 P331 P332 P333 P334 P335 P336 P337 P338 P339 P340 P341 P342 P343 P344 P345 P346 P347 P348 P349 P350 P351 P352 P353 P354 P355 P356 P357 P358 P359 P360 P361 P362 P363 P364 P365 P366 P367 P368 P369 P370 P371 P372 P373 P374 P375 P376 P377 P378 P379 P380 P381 P382 P383 P384 P385 P386 P387 P388 P389 P390 P391 P392 P393 P394 P395 P396 P397 P398 P399 P400 P401 P402 P403 P404 P405 P406 P407 P408 P409 P410 P411 P412 P413 P414 P415 P416 P417 P418 P419 P420 P421 P422 P423 P424 P425 P426 P427 P428 P429 P430 P431 P432 P433 P434 P435 P436 P437 P438 P439 P440 P441 P442 P443 P444 P445 P446 P447 P448 P449 P450 P451 P452 P453 P454 P455 P456 P457 P458 P459 P460 P461 P462 P463 P464 P465 P466 P467 P468 P469 P470 P471 P472 P473 P474 P475 P476 P477 P478 P479 P480 P481 P482 P483 P484 P485 P486 P487 P488 P489 P490 P491 P492 P493 P494 P495 P496 P497 P498 P499 P500 P501 P502 P503 P504 P505 P506 P507 P508 P509 P510 P511 P512 P513 P514 P515 P516 P517 P518 P519 P520 P521 P522 P523 P524 P525 P526 P527 P528 P529 P530 P531 P532 P533 P534 P535 P536 P537 P538 P539 P540 P541 P542 P543 P544 P545 P546 P547 P548 P549 P550 P551 P552 P553 P554 P555 P556 P557 P558 P559 P560 P561 P562 P563 P564 P565 P566 P567 P568 P569 P570 P571 P572 P573 P574 P575 P576 P577 P578 P579 P580 P581 P582 P583 P584 P585 P586 P587 P588 P589 P590 P591 P592 P593 P594 P595 P596 P597 P598 P599 P600 P601 P602 P603 P604 P605 P606 P607 P608 P609 P610 P611 P612 P613 P614 P615 P616 P617 P618 P619 P620 P621 P622 P623 P624 P625 P626 P627 P628 P629 P630 P631 P632 P633 P634 P635 P636 P637 P638 P639 P640 P641 P642 P643 P644 P645 P646 P647 P648 P649 P650 P651 P652 P653 P654 P655 P656 P657 P658 P659 P660 P661 P662 P663 P664 P665 P666 P667 P668 P669 P670 P671 P672 P673 P674 P675 P676 P677 P678 P679 P680 P681 P682 P683 P684 P685 P686 P687 P688 P689 P690 P691 P692 P693 P694 P695 P696 P697 P698 P699 P700 P701 P702 P703 P704 P705 P706 P707 P708 P709 P710 P711 P712 P713 P714 P715 P716 P717 P718 P719 P720 P721 P722 P723 P724 P725 P726 P727 P728 P729 P730 P731 P732 P733 P734 P735 P736 P737 P738 P739 P740 P741 P742 P743 P744 P745 P746 P747 P748 P749 P750 P751 P752 P753 P754 P755 P756 P757 P758 P759 P760 P761 P762 P763 P764 P765 P766 P767 P768 P769 P770 P771 P772 P773 P774 P775 P776 P777 P778 P779 P780 P781 P782 P783 P784 P785 P786 P787 P788 P789 P790 P791 P792 P793 P794 P795 P796 P797 P798 P799 P800 P801 P802 P803 P804 P805 P806 P807 P808 P809 P810 P811 P812 P813 P814 P815 P816 P817 P818 P819 P820 P821 P822 P823 P824 P825 P826 P827 P828 P829 P830 P831 P832 P833 P834 P835 P836 P837 P838 P839 P840 P841 P842 P843 P844 P845 P846 P847 P848 P849 P850 P851 P852 P853 P854 P855 P856 P857 P858 P859 P860 P861 P862 P863 P864 P865 P866 P867 P868 P869 P870 P871 P872 P873 P874 P875 P876 P877 P878 P879 P880 P881 P882 P883 P884 P885 P886 P887 P888 P889 P890 P891 P892 P893 P894 P895 P896 P897 P898 P899 P900 P901 P902 P903 P904 P905 P906 P907 P908 P909 P910 P911 P912 P913 P914 P915 P916 P917 P918 P919 P920 P921 P922 P923 P924 P925 P926 P927 P928 P929 P930 P931 P932 P933 P934 P935 P936 P937 P938 P939 P940 P941 P942 P943 P944 P945 P946 P947 P948 P949 P950 P951 P952 P953 P954 P955 P956 P957 P958 P959 P960 P961 P962 P963 P964 P965 P966 P967 P968 P969 P970 P971 P972 P973 P974 P975 P976 P977 P978 P979 P980 P981 P982 P983 P984 P985 P986 P987 P988 P989 P990 P991 P992 P993 P994 P995 P996 P997 P998 P999



R88 R87 C149 C131 C127 R10

PM
AC
44828-437






Fig. 19



Component layout, AD1



Component layout, ADI

Fig. 20a

Sep. 81





Fig. 20
Sep. 81

Display board, AD1 (sheet




CONTINUED ON SHEET 2

Z44828-441K Iss 5




Display board, AD1 (sheet 1)


CONTINUED FROM SHEET 1



Display board, AD1 (sheet 2)

Fig. 21
Sep. 81





Component layout, AD2

Fig. 22a

Sep. 81





Fig. 22

Sep. 81


Motherboard




Motherboard, AD2


Z 44828-442A Iss.6

AD2



Component layout, AD3





BOARD EDGECONNECTOR PLUGS INTO MOTHERBOARD AD2 SKAH
NOTE: NUMBER PADS FOR PLAH ARE ON THE TRACK SIDE OF THE BOARD
LETTER PADS ON COMPONENT SIDE


Z 44828-443Z Iss. 9

COMPONENTS SHOWN
ARE STATIC SENSITIVE
PRECAUTIONS TO MIC 2320


AD3

Modulation oscillator and f.m. control, AD3

Fig. 23
Chap. 7
Page 47




Component layout, AD4



Z 44828~444H Iss.5

Fig. 24
Sep. 81




Z44828~444H Iss.5

Keyboard, AD4

AD4

FROM OUTPUT AMPLIFIER AC4, SKAZ (PART OF AC0)


CONNECTED TO ATTENUATOR CONTROL AT2, PLP




dB ATTENUATION		0	10	20	30	40	50	60	70	80	90	100	110
PADS IN CIRCUIT	A 30dB					X	X	X	X	X	X	X	X
	B 30dB						X	X	X	X	X	X	X
	C 30dB							X	X	X	X	X	X
	D 20dB								X	X	X	X	X
	E 10dB									X	X	X	X

10 dB step attenuator, AT0


Fig. 25
Sep. 81






Attenuator control

Fig. 26
Sep. 81


1 COMPONENTS MARKED  ARE
STATIC SENSITIVE PRECAUTIONS
AS MIC2320




Z4482B-445E Iss 5

Attenuator control, AT2

AT2






CONNECTED TO INSTRUMENT SOCKET

GPIB adapter module, AGO

Fig. 27
Sep. 81



Z 54433-001U Iss. 5

AGO

INSTRUMENT SOCKET
Chapter module, AG0

Fig. 27
Chap. 7
Page 55/56

MARCONI INSTRUMENTS LIMITED

UK

Service Division
The Airport
LUTON
Bedfordshire LU2 9NS
Telephone: (0582) 33866
Telex: 825248

Head Office
Langhams
ST. ALBANS
Hertfordshire AL4 0JN
Telephone: (0727) 55292
Telex: 23350

Microwave Products Division
Sales and Service
PO Box 10
Gunnels Wood Road
STEVENAGE
Hertfordshire SG1 2AU
Telephone: (0438) 23111
Telex: 82159

FRANCE

MARCONI INSTRUMENTS
3 Avenue du Maréchal De Gaulle
91550 PARAY-VIEILLE-POSTE
Telephone: 687 36 25
Telex: 203882

WEST GERMANY

MARCONI MESSTECHNIK GmbH
Postfach 153
Landsberger Strasse 65
8034 GERMERING
Telephone: 089-84 50 85
Telex: 05-212 642

USA

MARCONI INSTRUMENTS
Division of Marconi Electronics Inc.
100 Stonehurst Court
NORTHVALE
New Jersey 07647
Telephone: (201) 767-7250
TWX: 710-991-9752

A GEC-Marconi Electronics Company




Fig. 1 Simplified block diagram of 2018/2019 frequency signal processing




Diagram of 2018/2019 frequency synthesis and signal processing

Digital control system

Circuit diagram : Chap. 7, Fig. 3

9. The internal data bus consists of a total of 17 control lines. The first eight lines D0 to D7, are data lines. The data bus is bi-directional e.g. data may be input into the microprocessor via the front panel keyboard or control data can be sent to the data latches from the microprocessor.
10. The next four lines A0 to A3, are address lines. These are used to control the address of the latch to which the data is to be sent or from which data is being read.
11. The following four lines A4 to A7 are data valid lines. A0 to A3 lines are fed to address decoders and with it one of the data valid lines A4, A5, A6 or A7 is connected to each address decoder. Only when this line is activated '0' low is the decoder enabled, and its decoded output then activates the required data latch.
12. The last control line A8 is the GPIB interrupt line. This line calls for the microprocessor to service the GPIB module.
13. Bus interconnections are shown in Chap. 7, Fig. 5 Servicing diagrams. The microprocessor AA2 serves as the motherboard in the top r.f. box. Some of the data is latched on AA2 in order to minimize the number of interconnections. The addresses of the other latches are also decoded on AA2 to minimize interconnections. The entire 17 line data bus is connected to AD2 motherboard via an r.f. filter box. The filter box ensures that r.f. signals are not conducted down the data bus. From the motherboard the data bus is distributed to the boards outside the top r.f. box. A further connection is made to the lower r.f. box containing AC2, AC3, AC4 and AC5 via a second filter box.

Frequency synthesizer and signal processing

Circuit diagram : Chap. 7, Fig. 1

14. The frequency synthesizer provides a scable frequency source at the output of AB3 RF oscillators board covering the frequency range 260 MHz to 520 MHz that is phase locked to the internal frequency standard, board AA3 with a resolution of 10 Hz. As an aid to deriving the frequency at any point in the synthesizer the output frequency from AB3 is considered to be of the form

$$f_0 = m \times 100000 + n \times 10$$

where m is between 2600 and 5200
n is between 0000 and 9999

If an output frequency of 512.34567 MHz is selected then $m = 5123$ and $n = 4567$. and the output

$$f_0 = \frac{2(m-1)}{200} \left[10^7 + \frac{(10^4 + n) 10^3}{m-1} \right]$$

Intermediate frequencies at significant points within the synthesizer are given as f_1 , f_2 , f_3 and f_4 and are shown on the simplified block diagram Chap. 7, Fig. 1. Each frequency can be determined by applying one of the following formulae :




Fig. 2 LSD loop (AA1)




Fig. 3 Microprocessor system (AA2)

(AA3) - Frequency standard

Circuit diagram : Chap. 7, Fig. 8




Fig. 4 Internal/external frequency standard (AA3)

43. The purpose of board AA3 is to select the required frequency standard and to distribute the necessary reference frequencies derived from the standard throughout the instrument. Control data is brought on two lines from a latch on the microprocessor AA2, via feedthrough capacitors and PLBP pins 5 and 10. If the INT/EXT STD line is high, the voltage supply to the temperature controlled crystal oscillator is turned on and its 10 MHz output frequency appears on PLBR pin 7.

44. The potentiometer AA0,R1 provides the means of trimming the crystal oscillator frequency. The oven supply is permanently on and is drawn from PLBR, pin 5. The logic gates are enabled so that the 10 MHz signal appears on IC1 pin 3. The output of IC1 is fed to the VCXO loop, AB5, via TR3, and also to the rear panel via PLBR, pin 4. The output of the VCXO loop is nominally a sine wave, the square wave drive being filtered by the tuned circuit L1 and C9. The 10 MHz standard is also divided down to 1 kHz by $\div 100$ dividers IC3, IC4 and then routed to the LSD loop via PLBP pin 13.

45. If the INT/EXT line is low the internal crystal oscillator is switched off and PLBR, pin 4 is used to input the external frequency standard from the rear panel socket.





Fig. 11 Filter and frequency doubler board (AC3/AC12)








Fig. 1a Board Location, access and pre-set adjustments




of components, connectors, plugs and sockets

TABLE 6 FRONT PANEL FAILURE



FRONT PANEL FAILURE



FRONT PANEL FAILURE




TABLE 7 RF LEVEL FAULT





TABLE 7 RF LEVEL FAULT



AA2 : Microprocessor system

68. The board AA2 contains the microprocessor controller and an interconnection system for distributing control data. All the complex IC's on this board are plugged into IC sockets in order to aid fault finding. Without these sockets fault finding can be difficult because of the complex nature of the operations undertaken on this board. If the error message "E" is displayed at switch-on this indicates a RAM fault in either IC3 or IC7. If the error message "P" is displayed at switch-on this indicates a fault in the PROM set IC13,14,15 or 16. This set of IC's is normally replaced as a set. Faulty IC sockets, breaks or shorts in tracks may also lead to error messages being displayed if they result in the RAM/PROM being incorrectly read. If error message "L" is displayed the calibration data in the EAROM store has changed and does not agree with the check sum. This would indicate a faulty EAROM or that the -30 V supply is being incorrectly switched during switch-on or off.

69. Failure to display an error message does not eliminate RAM or PROM faults if the microprocessor is unable to run the system. If no obvious fault can be found (e.g. IC's running hot) first check that there is a clock signal on IC1 pin 7. If there is not check for loading effects by removing the mini-jump from TP7,8 and then try replacing IC1 and XL1. If no fault can be found try replacing each IC in turn until the cause can be found.

70. Faults confined to the EAROM store should be investigated by first checking that the -30 V supply to the EAROM, IC8, is operated during a store operation. Also check that at switch-on and switch-off the -30 V line is not turned on. If these tests are satisfactory replace IC8 and re-calibrate the instrument. The replacement EAROM will have to be initialized as described in the calibration section.

71. Test data AA2.

IC1, pin 37	Microprocessor clock 3.072 MHz.
IC7, pin 35	Normally low. When completing a store operation it should go intermittently high (and sometimes tri-state) in order to turn on the -30 V supply to IC8.
IC9, pin 12	Normally at -15 V. When completing a store operation it should oscillate between -15 V and ground.
IC9, pin 2	Normally at 0 V. On completing a store operation it should oscillate between 0 and -15 V.
TR5 collector	Normally at 0 V. When completing a store operation it should oscillate between +5 and -15 V.
TR4 emitter	Normally at -15 V. When completing a store operation it falls to -30 V.
IC8, pin 1	Normally at +5 V. On completing a store operation it falls to -30 V intermittently.






Fig. 1 Miscellaneous mechanical parts


Fig. 1

Item	Description	Part no
11	Selector plate	35902-441Z
12	Rear trim	34900-470E
13	Rear panel assy.	35903-229F
14	End cap	37590-255C
	End cap	37590-256R
15	Liner	22315-584T
16	Cover moulding	37590-257B
17	Steel liner	22315-587M
18	Right-hand side trim infill	35902-386W
19	Side rail assy.	34900-723V
20	Right-hand side frame assy.	35903-315C
21	PVC extrusion	22315-590M
22	Bush	35900-785V
23	Rear lower foot	37590-224R
	Stud	37590-223C
24	Side trim infill (handle)	35902-368Z
25	Screw	21857-465C
26	Screw cup washer	21171-550W
27	Front foot	37590-253X
	Tilt stand	37590-254M






2018/2019 Frequency synthesis and signal processing, simplified block diagram



Component layout, AA2



Component Layout, AD1